JPS6474643A - Execution right transfer control system - Google Patents
Execution right transfer control systemInfo
- Publication number
- JPS6474643A JPS6474643A JP23276387A JP23276387A JPS6474643A JP S6474643 A JPS6474643 A JP S6474643A JP 23276387 A JP23276387 A JP 23276387A JP 23276387 A JP23276387 A JP 23276387A JP S6474643 A JPS6474643 A JP S6474643A
- Authority
- JP
- Japan
- Prior art keywords
- kernel
- command
- execution right
- file
- execution
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Storage Device Security (AREA)
Abstract
PURPOSE:To transfer execution right from a higher privileged level to a lower privileged level by artificially performing command CALL execution procedures by a stack contents setting means and performing execution right transfer procedures by a command IRET. CONSTITUTION:Application 7 uses a command CALL to request the read of a file, which is stored on a floppy 20, to a fundamental software OS kernel 10. The kernel 10 analyzes it to judge that file management 6 should read this file. The kernel 10 sets three parameters to a parameter delivery buffer 5 and transfers the execution right to management 6. Management 6 receives parameters from the buffer 5 and reads out data corresponding to a designated side of the designated file from the floppy 20 to a buffer memory 30 and returns the control to the kernel 10. A command IRET start part 2 in the kernel 10 issues a command to restart execution of application 7. Thus, the execution right is transferred from a higher privileged level to a lower privileged level.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23276387A JPS6474643A (en) | 1987-09-17 | 1987-09-17 | Execution right transfer control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23276387A JPS6474643A (en) | 1987-09-17 | 1987-09-17 | Execution right transfer control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6474643A true JPS6474643A (en) | 1989-03-20 |
Family
ID=16944362
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23276387A Pending JPS6474643A (en) | 1987-09-17 | 1987-09-17 | Execution right transfer control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6474643A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0316860U (en) * | 1989-06-26 | 1991-02-20 | ||
JPH04284555A (en) * | 1991-03-14 | 1992-10-09 | Fujitsu Ltd | Processor and processing method for executing outside ring transition |
US5808520A (en) * | 1995-03-22 | 1998-09-15 | Nec Corporation | Attenuating circuit using quarter-wave lines |
-
1987
- 1987-09-17 JP JP23276387A patent/JPS6474643A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0316860U (en) * | 1989-06-26 | 1991-02-20 | ||
JPH04284555A (en) * | 1991-03-14 | 1992-10-09 | Fujitsu Ltd | Processor and processing method for executing outside ring transition |
US5808520A (en) * | 1995-03-22 | 1998-09-15 | Nec Corporation | Attenuating circuit using quarter-wave lines |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NZ509019A (en) | Method of linking devices to gaming machines | |
ATE192246T1 (en) | COMPUTER SYSTEM WITH SOFTWARE INTERRUPTION COMMANDS THAT SELECTIVELY OPERATES IN A VIRTUAL MODE | |
MY102292A (en) | Mode conversion of computer commands | |
ES8609772A1 (en) | System for controlling transfer of commands between processors. | |
JPS6474643A (en) | Execution right transfer control system | |
EP0349004A3 (en) | Data processor capable of treating interrupt at a high speed | |
JPS5642804A (en) | Sequence controller | |
EP1124184A3 (en) | Privilege promotion in computer systems | |
JPS6329868A (en) | Dma controller | |
JPS54107647A (en) | Data processor | |
JPS57136203A (en) | Process control system | |
KR890002759A (en) | Device for modifying data element and method | |
JPS5798025A (en) | Channel controller | |
JPS5717058A (en) | Control system of microprogram | |
KR930006555A (en) | Computer system with interrupt-related instructions operating in virtual mode | |
JPS5714961A (en) | File control system | |
JPS54109343A (en) | Microprogram load system | |
JP2565923B2 (en) | Data transfer method | |
JPS6423337A (en) | Data driving type data processor | |
EP0278263A3 (en) | Multiple bus dma controller | |
Yankov et al. | An approach for designing portable software. | |
JPS6412326A (en) | Filing control system | |
JPS56111952A (en) | Memory control system for microprocessor | |
JPS6448164A (en) | Processing end interrupt control system | |
JPS6421560A (en) | Pre-communication processor subsystem |