JPS6460134A - Identification regenerating circuit - Google Patents
Identification regenerating circuitInfo
- Publication number
- JPS6460134A JPS6460134A JP21739287A JP21739287A JPS6460134A JP S6460134 A JPS6460134 A JP S6460134A JP 21739287 A JP21739287 A JP 21739287A JP 21739287 A JP21739287 A JP 21739287A JP S6460134 A JPS6460134 A JP S6460134A
- Authority
- JP
- Japan
- Prior art keywords
- threshold
- output
- signal
- constitution
- holding means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Dc Digital Transmission (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
PURPOSE:To decrease an error rate deterioration and to obtain a characteristic improvement effect equal to a decision by two thresholds with a simple circuit constitution by holding a decision output signal to decide and generate an input signal with the threshold and executing a control to change the level of the threshold according to the output of a holding means to output a demodulating signal. CONSTITUTION:The titled circuit is composed by equipping with an identifying means 1, a holding means 2 and a level control means 3. The identifying means 1 decides the input signal by the threshold and generates an output signal. The holding means 2 holds the decision output signal and outputs the demodulating signal. The level control means 3 executes the control to change the level of the input signal or of the threshold according to the output of the holding means 2. By changing a deciding bit or the threshold by a voltage DELTAV with the constitution, a maximum identification allowance degree can be obtained. Thus, the error rate can be improved in an S/N, and the circuit constitution can be simplified compared with a system to use the two thresholds.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP21739287A JPS6460134A (en) | 1987-08-31 | 1987-08-31 | Identification regenerating circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP21739287A JPS6460134A (en) | 1987-08-31 | 1987-08-31 | Identification regenerating circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6460134A true JPS6460134A (en) | 1989-03-07 |
Family
ID=16703462
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP21739287A Pending JPS6460134A (en) | 1987-08-31 | 1987-08-31 | Identification regenerating circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6460134A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2008044407A1 (en) * | 2006-10-11 | 2008-04-17 | Thine Electronics, Inc. | Clock data recovery device |
-
1987
- 1987-08-31 JP JP21739287A patent/JPS6460134A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2008044407A1 (en) * | 2006-10-11 | 2008-04-17 | Thine Electronics, Inc. | Clock data recovery device |
| JP2008098930A (en) * | 2006-10-11 | 2008-04-24 | Thine Electronics Inc | Clock data restoration apparatus |
| US8045664B2 (en) | 2006-10-11 | 2011-10-25 | Thine Electronics, Inc. | Clock data recovery device |
| KR101277432B1 (en) * | 2006-10-11 | 2013-06-20 | 쟈인 에레쿠토로닉스 가부시키가이샤 | Clock data recovery device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| SE8904327L (en) | PROCEDURE TO PERFORM CHANNEL ESTIMATES FOR A FAITHFUL CHANNEL FOR TRANSFER OF SYMBOL SEQUENCES | |
| KR890013576A (en) | Binary Data Regenerator with Appropriate Threshold Levels | |
| CA1219650A (en) | Noise reduction in signal transmission system over building power distribution wiring | |
| JPS56127469A (en) | Heatsensitive recording device | |
| HK6195A (en) | A method of generating quality factors for binary digits obtained in the viterbi-analysis of a signal | |
| SE8505925L (en) | EDITORS WITH IMPROVED PERFORMANCE | |
| JPS6460134A (en) | Identification regenerating circuit | |
| CA2138958A1 (en) | A data decoder and method for use there in using a dynamically indexed channel state metric | |
| CA1109932A (en) | Unipolar to bipolar converter | |
| SU1453610A1 (en) | Multilevel regenerator of bipolar signals | |
| JPS56153883A (en) | Picture processing method | |
| DE3679351D1 (en) | CIRCUIT ARRANGEMENT FOR RECOVERY OF THE CLOCK OF AN ISOCHRONOUS BINARY SIGNAL. | |
| TAMAKI | Performance of a variable-constraint-length Viterbi decoding algorithm | |
| ATE33434T1 (en) | ADAPTIVE EQUALIZATION FOR MULTI-STAGE SIGNAL EQUALIZATION. | |
| JPS56119561A (en) | Discriminating and reproducing circuit | |
| JPS5731262A (en) | Picture processing system | |
| JPS57135550A (en) | Terminal equipment of time-division multiplex transmission control system | |
| JPS57113141A (en) | Discriminator for maximum or minimum value | |
| JPS5684043A (en) | Automatic equalizer | |
| JPS56110333A (en) | Digital integral network | |
| Cheremisinova | Implementation of parallel digital control algorithms by asynchronous automata. | |
| JPS56101614A (en) | Binary code converting method | |
| JPS6478465A (en) | Digital sound signal regenerating device | |
| JPS6484769A (en) | Semiconductor laser drive circuit | |
| JPS5394277A (en) | Electrodialysis method |