JPS6446118A - Timing generating circuit - Google Patents
Timing generating circuitInfo
- Publication number
- JPS6446118A JPS6446118A JP62202228A JP20222887A JPS6446118A JP S6446118 A JPS6446118 A JP S6446118A JP 62202228 A JP62202228 A JP 62202228A JP 20222887 A JP20222887 A JP 20222887A JP S6446118 A JPS6446118 A JP S6446118A
- Authority
- JP
- Japan
- Prior art keywords
- counter
- memory
- output
- circuit
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To extract plural pulses within a single rate by using the output of an address counter as the address input of a memory to read the data out of the memory and clearing the address counter by the rate output. CONSTITUTION:The necessary data are written into a memory 2 from a CPU via a data buffer circuit 4. Then an address counter 1 is started with clock control. Thus the counter 1 starts increment. The output of the counter 1 is connected to the address input of the memory 2. The memory 2 sends its stored data to a latch circuit 3 as an output in parallel with the counting action of the counter 1. The circuit 3 latches the received data and the output rate of the circuit 3 is connected to the clear terminal of the counter 1. A delay circuit 5 supplies a clock signal for correction to the circuit 3 in the same timing as that of the signal received via the counter 1 and the memory 2. In such a way, the counter 1 is cleared by the rate output and therefore plural timing waveforms of different repeating cycles can be easily taken out.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62202228A JPS6446118A (en) | 1987-08-13 | 1987-08-13 | Timing generating circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62202228A JPS6446118A (en) | 1987-08-13 | 1987-08-13 | Timing generating circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6446118A true JPS6446118A (en) | 1989-02-20 |
Family
ID=16454083
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62202228A Pending JPS6446118A (en) | 1987-08-13 | 1987-08-13 | Timing generating circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6446118A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04315209A (en) * | 1991-04-12 | 1992-11-06 | Mitsubishi Electric Corp | Microcomputer |
US6934674B1 (en) | 1999-09-24 | 2005-08-23 | Mentor Graphics Corporation | Clock generation and distribution in an emulation system |
-
1987
- 1987-08-13 JP JP62202228A patent/JPS6446118A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04315209A (en) * | 1991-04-12 | 1992-11-06 | Mitsubishi Electric Corp | Microcomputer |
US6934674B1 (en) | 1999-09-24 | 2005-08-23 | Mentor Graphics Corporation | Clock generation and distribution in an emulation system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS54104230A (en) | Processing circuit for vertical synchronizing signal | |
JPS6446118A (en) | Timing generating circuit | |
JPS5671350A (en) | Clock pulse generating circuit | |
JPS56166654A (en) | Pulse stuffing synchronizer | |
JPS6490611A (en) | Waveform generator | |
SU1683006A1 (en) | Device for dividing by two serial codes of "gold" proportion | |
JPS5757080A (en) | Picture processing device | |
JPS5787232A (en) | Input signal reading circuit | |
JPS54100651A (en) | Pulse-width/pusle-period converter circuit | |
SU824191A1 (en) | Signal delay device | |
JPS6418332A (en) | Timing extraction circuit | |
JPS5538714A (en) | Data transmission system | |
JPS5642844A (en) | Bus system input reader | |
SU1269164A1 (en) | Device for reading graphic information | |
JPS6419821A (en) | Reset synchronization delay circuit | |
RU2019033C1 (en) | Binary-to-binary-decimal code converter | |
JPS54126006A (en) | Information service device | |
JPS55157003A (en) | Output control unit | |
JPS6419822A (en) | Delay circuit | |
JPS57145427A (en) | Digital delay circuit | |
JPS5689144A (en) | Asynchronous type data receiving device | |
JPS5658670A (en) | Logical waveform generating circuit | |
JPS57130135A (en) | Timing control circuit | |
JPS6461835A (en) | Sequential access memory | |
JPS5664581A (en) | Character broadcast receiver |