JPS6444558A - Memory access control system - Google Patents
Memory access control systemInfo
- Publication number
- JPS6444558A JPS6444558A JP62199975A JP19997587A JPS6444558A JP S6444558 A JPS6444558 A JP S6444558A JP 62199975 A JP62199975 A JP 62199975A JP 19997587 A JP19997587 A JP 19997587A JP S6444558 A JPS6444558 A JP S6444558A
- Authority
- JP
- Japan
- Prior art keywords
- request
- port
- mab
- mcu
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Memory System (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62199975A JP2594567B2 (ja) | 1987-08-12 | 1987-08-12 | メモリアクセス制御装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62199975A JP2594567B2 (ja) | 1987-08-12 | 1987-08-12 | メモリアクセス制御装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6444558A true JPS6444558A (en) | 1989-02-16 |
JP2594567B2 JP2594567B2 (ja) | 1997-03-26 |
Family
ID=16416699
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62199975A Expired - Fee Related JP2594567B2 (ja) | 1987-08-12 | 1987-08-12 | メモリアクセス制御装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2594567B2 (ja) |
-
1987
- 1987-08-12 JP JP62199975A patent/JP2594567B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2594567B2 (ja) | 1997-03-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0288649B1 (en) | Memory control subsystem | |
US4608631A (en) | Modular computer system | |
US4674033A (en) | Multiprocessor system having a shared memory for enhanced interprocessor communication | |
US4484273A (en) | Modular computer system | |
US4754398A (en) | System for multiprocessor communication using local and common semaphore and information registers | |
US5201040A (en) | Multiprocessor system having subsystems which are loosely coupled through a random access storage and which each include a tightly coupled multiprocessor | |
CA1089107A (en) | Channel bus controller | |
US4691280A (en) | High performance multi-processor system | |
JPH01269142A (ja) | 計算機システム | |
US4827407A (en) | Vector processing system | |
US4493030A (en) | Plural data processor groups controlling a telecommunications exchange | |
JPS6242306B2 (ja) | ||
JPS6444558A (en) | Memory access control system | |
EP0114839B1 (en) | A high performance multi-processor system | |
EP0289771B1 (en) | Dual microprocessor control system | |
JPH03238539A (ja) | メモリアクセス制御装置 | |
JPH0140432B2 (ja) | ||
JPS62135038A (ja) | スレ−ブプロセツサのデ−タ通信方式 | |
GB2099619A (en) | Data processing arrangements | |
KR910005379B1 (ko) | 데이타처리시스템의 주기억장치에서 제어기능분산을 위해 사용되는 메모리보드 | |
JPH01296352A (ja) | 二重化処理装置 | |
JPS6373458A (ja) | 共有メモリアクセス装置 | |
JPS63245745A (ja) | バツフア記憶制御装置 | |
JPH04160446A (ja) | マルチポートメモリ | |
JPS6466758A (en) | Segment managing system for memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |