JPS6439690A - Semiconductor circuit - Google Patents

Semiconductor circuit

Info

Publication number
JPS6439690A
JPS6439690A JP63136737A JP13673788A JPS6439690A JP S6439690 A JPS6439690 A JP S6439690A JP 63136737 A JP63136737 A JP 63136737A JP 13673788 A JP13673788 A JP 13673788A JP S6439690 A JPS6439690 A JP S6439690A
Authority
JP
Japan
Prior art keywords
memory cell
circuit
transistor
mis
bipolar transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP63136737A
Other languages
Japanese (ja)
Other versions
JPH0249514B2 (en
Inventor
Joji Nokubo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP63136737A priority Critical patent/JPS6439690A/en
Publication of JPS6439690A publication Critical patent/JPS6439690A/en
Publication of JPH0249514B2 publication Critical patent/JPH0249514B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Static Random-Access Memory (AREA)

Abstract

PURPOSE:To realize a circuit with low power consumption, a small required area, easy to be manufactured, and capable of performing a high-speed operation, by using a MIS transistor as a memory cell, and using a bipolar transistor in the peripheral circuit of a memory cell array. CONSTITUTION:The memory cell array 11 is constituted of the memory cell consisting of the flip-flop of the MIS transistor. Address buffer circuits 12x and 12y, address driver circuits 13x and 13y, and furthermore, a readout and writing control circuit 14, a sense amplifier circuit 15, a differential amplifier 17, and a reference voltage generating circuit 19 are formed by the hybrid circuits of the bipolar transistors and the MIS transistors, and a multiplexer 16 is constituted of the bipolar transistor. Since the MIS transistor is used in the memory cell, power consumption can be reduced, and manufacturing can be performed easily, and since the bipolar transistor is used in the peripheral circuit, the high-speed operation can be obtained.
JP63136737A 1988-06-03 1988-06-03 Semiconductor circuit Granted JPS6439690A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63136737A JPS6439690A (en) 1988-06-03 1988-06-03 Semiconductor circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63136737A JPS6439690A (en) 1988-06-03 1988-06-03 Semiconductor circuit

Publications (2)

Publication Number Publication Date
JPS6439690A true JPS6439690A (en) 1989-02-09
JPH0249514B2 JPH0249514B2 (en) 1990-10-30

Family

ID=15182328

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63136737A Granted JPS6439690A (en) 1988-06-03 1988-06-03 Semiconductor circuit

Country Status (1)

Country Link
JP (1) JPS6439690A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6640345B2 (en) 2001-07-03 2003-11-04 Kabushiki Kaisha Shoei Full-face type helmet for vehicular users

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4914053A (en) * 1972-03-20 1974-02-07

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4914053A (en) * 1972-03-20 1974-02-07

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6640345B2 (en) 2001-07-03 2003-11-04 Kabushiki Kaisha Shoei Full-face type helmet for vehicular users

Also Published As

Publication number Publication date
JPH0249514B2 (en) 1990-10-30

Similar Documents

Publication Publication Date Title
US4677589A (en) Dynamic random access memory cell having a charge amplifier
JPS61253695A (en) Semiconductor memory device
JPS55129994A (en) Semiconductor memory device
JPS5661088A (en) Semiconductor memory device
JPS6271088A (en) Static type ram
EP0393863A3 (en) Semiconductor memory device
KR930014992A (en) Semiconductor device with one or more memory cells
JPH08273364A (en) Five-transistor memory cell provided with shared power-supply line
JPS6439690A (en) Semiconductor circuit
JPS54162981A (en) Semiconductor integrated circuit device
CN110379449B (en) 10T TFET and MOSFET device hybrid SRAM unit circuit with high write margin
US20040174736A1 (en) Semiconductor memory device
Vijayalakshmi et al. Design and Modelling of 6T FinFET SRAM in 18nm
Wiedmann High-density static bipolar memory
FR2300391A1 (en) Selective access transistor memory - is fitted with each memory cell having storage circuit memory transistor and data conservation circuit
SU566268A1 (en) Integrated memory cell
KR0179818B1 (en) Sram
JPS5558891A (en) Semiconductor memory unit
Wong et al. Performance Evaluation of 14 nm FinFET-Based 6T Static Random Access Memory Cell Functionality for DC and Transient Analysis
JPS55160388A (en) Semiconductor memory
JPS5712481A (en) Semiconductor memory device
JPS5683886A (en) Semiconductor storage device
ES2041803T3 (en) ACTIVE DYNAMIC MEMORY CELL.
JPS5475237A (en) Four-transistor static memory cell
JPS5694577A (en) Semiconductor storage device