JPS6428748A - Monitor system - Google Patents

Monitor system

Info

Publication number
JPS6428748A
JPS6428748A JP62183337A JP18333787A JPS6428748A JP S6428748 A JPS6428748 A JP S6428748A JP 62183337 A JP62183337 A JP 62183337A JP 18333787 A JP18333787 A JP 18333787A JP S6428748 A JPS6428748 A JP S6428748A
Authority
JP
Japan
Prior art keywords
status
processor
register
monitor
periodical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62183337A
Other languages
Japanese (ja)
Inventor
Yuichi Nemoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Engineering Co Ltd
Hitachi Ltd
Original Assignee
Hitachi Engineering Co Ltd
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Engineering Co Ltd, Hitachi Ltd filed Critical Hitachi Engineering Co Ltd
Priority to JP62183337A priority Critical patent/JPS6428748A/en
Publication of JPS6428748A publication Critical patent/JPS6428748A/en
Pending legal-status Critical Current

Links

Landscapes

  • Testing And Monitoring For Control Systems (AREA)
  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To improve the continuity and the maintainability of a system function by temporarily changing the monitor time to prevent the output of unnecessary alarm at the time of temporary arrival of the load of a processor at the peak. CONSTITUTION:In the preprocessing which instructs each processor as the periodical start object to start in accordance with contents of a period register 7, the start status in a register 8 where the status of the current started operation is stored is verified. If the start status of the processor as the start object is 0, a restart command is issued to the processor and the corresponding bit of the start status in the register 8 is set to one. If AND between the monitor condition of a monitor device 14 and the start status is 0, a periodical start command is outputted from a start management device 9 and the monitor timer value is normally set up to a timer register 15 as the result. As the result, alarm output to the external is suppressed.
JP62183337A 1987-07-24 1987-07-24 Monitor system Pending JPS6428748A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62183337A JPS6428748A (en) 1987-07-24 1987-07-24 Monitor system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62183337A JPS6428748A (en) 1987-07-24 1987-07-24 Monitor system

Publications (1)

Publication Number Publication Date
JPS6428748A true JPS6428748A (en) 1989-01-31

Family

ID=16133958

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62183337A Pending JPS6428748A (en) 1987-07-24 1987-07-24 Monitor system

Country Status (1)

Country Link
JP (1) JPS6428748A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0334037A (en) * 1989-06-30 1991-02-14 Fujitsu Ltd Processing system for detection of system abnormality
JPH03123161U (en) * 1990-03-28 1991-12-16
JP2009157540A (en) * 2007-12-25 2009-07-16 Fuji Xerox Co Ltd Image recording device, image recording and reproducing device, screen recording and reproducing system, image recording program, and image recording and reproduction program
US9000912B2 (en) 2011-06-23 2015-04-07 Fujitsu Limited Monitoring apparatus, monitoring method and recording medium of monitoring program

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0334037A (en) * 1989-06-30 1991-02-14 Fujitsu Ltd Processing system for detection of system abnormality
JPH03123161U (en) * 1990-03-28 1991-12-16
JP2009157540A (en) * 2007-12-25 2009-07-16 Fuji Xerox Co Ltd Image recording device, image recording and reproducing device, screen recording and reproducing system, image recording program, and image recording and reproduction program
US9000912B2 (en) 2011-06-23 2015-04-07 Fujitsu Limited Monitoring apparatus, monitoring method and recording medium of monitoring program

Similar Documents

Publication Publication Date Title
DE69325106D1 (en) READINESS SYSTEM FOR COMPUTER SCREEN WITH LOW ENERGY CONSUMPTION
EP0132022A3 (en) Ac uninterruptible power system
ATE11471T1 (en) AC POWER SUPPLY SYSTEM AND METHOD AND DEVICE FOR CONTROLLING ITS LOAD.
TW376470B (en) Reference voltage generating circuit
JPS6428748A (en) Monitor system
JPS6434180A (en) Controlling device of power converter
JPS5621210A (en) Power failure backup unit
JPS5386269A (en) Crystal timepiece
JPS6412813A (en) Power device for dc stabilization
JPS57164318A (en) Information processing system
JPS56143030A (en) Controller for ineffective power
JPS5720845A (en) Data protecting system
JPS5347925A (en) Inverter overvoltage protection system
JPS52107741A (en) Peripheral control unit
JPS5697169A (en) Multidata processing system
JPS52149743A (en) Elevator starting control device
JPS53114658A (en) Delay timer circuit
JPS5437645A (en) Computer system
JPS55115119A (en) Stop and start system of microprocessor
JPS5577371A (en) Switching regulator
JPS56114021A (en) Electric power source controller
LUKES The reliability of a microcomputer-based control system(Spolehlivost mikropocitacoveho ridiciho systemu)
JPS6459442A (en) Start signal output system in microprocessor
JPS53101643A (en) Automatically and selectively interrupting system
JPS5349743A (en) Apparatus for monitoring elevator