JPS642419A - Pll circuit - Google Patents
Pll circuitInfo
- Publication number
- JPS642419A JPS642419A JP62158516A JP15851687A JPS642419A JP S642419 A JPS642419 A JP S642419A JP 62158516 A JP62158516 A JP 62158516A JP 15851687 A JP15851687 A JP 15851687A JP S642419 A JPS642419 A JP S642419A
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- period
- output
- period data
- limit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Signal Processing For Digital Recording And Reproducing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
PURPOSE: To prevent the frequency of a PLL output from being disordered by providing a decision means which compares frequency information based upon an output signal with one border frequency and decides whether or not the frequency information is within the border and a frequency forcible setting means which sets the frequency of the output signal to a specific reference frequency forcibly according to the output of the decision means.
CONSTITUTION: A period decision circuit 36 compares periods corresponding to specific upper-limit and lower-limit frequencies with output clock period data to decide whether or not the period data is within a period range corresponding to a specific frequency range. Further, a period data forcible setting circuit 37 is interposed and connected between a latch circuit 24 and an adder 23, and sets output clock period data forcibly to period data as a specific reference according to the output of the period decision circuit 36 and sends it to the adder 23. Then when the period data varies beyond the range between the specific upper-limit frequency fa and lower-limit frequency fb, the data is set to a reference frequency fc nearly in the center of the frequency range forcibly. Consequently, a large frequency shift is suppressed effectively.
COPYRIGHT: (C)1989,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62158516A JP2638810B2 (en) | 1987-06-25 | 1987-06-25 | PLL circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62158516A JP2638810B2 (en) | 1987-06-25 | 1987-06-25 | PLL circuit |
Publications (3)
Publication Number | Publication Date |
---|---|
JPH012419A JPH012419A (en) | 1989-01-06 |
JPS642419A true JPS642419A (en) | 1989-01-06 |
JP2638810B2 JP2638810B2 (en) | 1997-08-06 |
Family
ID=15673448
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62158516A Expired - Lifetime JP2638810B2 (en) | 1987-06-25 | 1987-06-25 | PLL circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2638810B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05110423A (en) * | 1991-10-15 | 1993-04-30 | Nec Kyushu Ltd | Digital phase control circuit |
JPH07162300A (en) * | 1993-12-08 | 1995-06-23 | Nec Corp | Pll oscillator |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52120661A (en) * | 1976-04-02 | 1977-10-11 | Nec Corp | Automatic frequency control unit |
-
1987
- 1987-06-25 JP JP62158516A patent/JP2638810B2/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52120661A (en) * | 1976-04-02 | 1977-10-11 | Nec Corp | Automatic frequency control unit |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05110423A (en) * | 1991-10-15 | 1993-04-30 | Nec Kyushu Ltd | Digital phase control circuit |
JPH07162300A (en) * | 1993-12-08 | 1995-06-23 | Nec Corp | Pll oscillator |
Also Published As
Publication number | Publication date |
---|---|
JP2638810B2 (en) | 1997-08-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5690483A (en) | Address buffer circuit | |
KR910009086A (en) | Video Signal Digital Data Extractor | |
MY118890A (en) | Phase locked loop circuit and reproducing apparatus provided with thereof | |
JPS5590166A (en) | Carrier regenerating circuit | |
JPS5797751A (en) | Circuit for adding artificial synchronizing signal | |
JPS642419A (en) | Pll circuit | |
WO2002035330A3 (en) | Hardware architecture for a multi-mode power management system using a constant time reference for operating system support | |
JPS57203213A (en) | Clock signal reproducing circuit | |
JPS53128257A (en) | Artificial lead-in evasion circuit for reference carrier reproduction circuit | |
JPS5614727A (en) | Phase comparator of digital pll circuit | |
EP0840317A3 (en) | Digital signal reproduction | |
JPS52109639A (en) | Electronic oven | |
JPS5364570A (en) | Phase comparator | |
JPS5487421A (en) | Binary circuit | |
JPS55163481A (en) | Time standard generator | |
JPS54148410A (en) | Timing extracting pll circuit | |
JPS5593070A (en) | Frequency decision circuit | |
JPS5365648A (en) | Digital fsk | |
Uzunoglu | The synchronous oscillator | |
JPS5587212A (en) | Clock phase regulation system | |
JPS53128256A (en) | Shortening method for stabilization time of pll circuit | |
JPS54140448A (en) | Code converter circuit | |
JPS6446319A (en) | Phase locked loop circuit | |
JPS5575363A (en) | Timing extracting circuit | |
JPS548401A (en) | Variable tuning circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term | ||
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080425 Year of fee payment: 11 |