JPS6423333A - Division circuit - Google Patents
Division circuitInfo
- Publication number
- JPS6423333A JPS6423333A JP62178857A JP17885787A JPS6423333A JP S6423333 A JPS6423333 A JP S6423333A JP 62178857 A JP62178857 A JP 62178857A JP 17885787 A JP17885787 A JP 17885787A JP S6423333 A JPS6423333 A JP S6423333A
- Authority
- JP
- Japan
- Prior art keywords
- divisor
- range
- dividend
- bits
- divisors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To reduce the increase of the memory capacity despite the increase of the values of a divisor and a dividend by using a memory means which stores the quotients classified by the dividends and a processing means which selects the memory means and obtains the quotients of divisions. CONSTITUTION:A processing means 23 obtains the value of an input divisor and selects a 1st table 21 when the value of the divisor is kept within a 0-255 range. Then the relevant quotient is obtained from a divisor and a dividend. When the divisor is set within a 256-4095 range, the low-order 4 bits of the divisor are omitted. Then the relevant quotient is obtained from the high-order 8 bits and the dividend. The divisors are set within a 256-4095 range in a 2nd table 22 and therefore the 255 types of divisors can be obtained as the results of divisions owing to the omission of 4 bits. Thus it is possible to produce a table having the same capacity as the table 21 or those divisors in the 256-4095 range.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62178857A JPS6423333A (en) | 1987-07-20 | 1987-07-20 | Division circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62178857A JPS6423333A (en) | 1987-07-20 | 1987-07-20 | Division circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6423333A true JPS6423333A (en) | 1989-01-26 |
Family
ID=16055895
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62178857A Pending JPS6423333A (en) | 1987-07-20 | 1987-07-20 | Division circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6423333A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015141116A1 (en) * | 2014-03-19 | 2015-09-24 | 日本電気株式会社 | Image encoding apparatus, image encoding method, and image encoding program |
-
1987
- 1987-07-20 JP JP62178857A patent/JPS6423333A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015141116A1 (en) * | 2014-03-19 | 2015-09-24 | 日本電気株式会社 | Image encoding apparatus, image encoding method, and image encoding program |
JPWO2015141116A1 (en) * | 2014-03-19 | 2017-04-06 | 日本電気株式会社 | Video encoding apparatus, video encoding method, and video encoding program |
EP3122049A4 (en) * | 2014-03-19 | 2017-11-08 | Nec Corporation | Image encoding apparatus, image encoding method, and image encoding program |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS522356A (en) | Electronic desk calculator | |
TW347513B (en) | A novel division algorithm for floating point or integer numbers | |
JPS55162148A (en) | Multiple rule type high speed multiplication system | |
JPS55153052A (en) | Digital multiplier | |
JPS6423333A (en) | Division circuit | |
JPS6432336A (en) | Double accuracy approximation quotient circuit network | |
JPS5663649A (en) | Parallel multiplication apparatus | |
JPS6484333A (en) | Divider | |
JPS5469039A (en) | Multiplier/divider | |
JPS6453240A (en) | Evaluating microprocessor | |
JPS54159833A (en) | Decimal multiplier | |
JPS6461121A (en) | Semiconductor integrated circuit | |
JPS5515524A (en) | Digital arithmetic circuit | |
JPS5668834A (en) | Logarithm converting device | |
JPS529337A (en) | Small electronic computer | |
JPS643734A (en) | Multiplication circuit | |
JPS5650437A (en) | Operation system | |
JPS55166740A (en) | Addition system | |
JPS52144922A (en) | Numeric input unit | |
JPS5764864A (en) | Digital arithmetic circuit | |
JPS54162936A (en) | Data processor | |
JPS5734246A (en) | Division circuit | |
JPS55119739A (en) | Binary-decimal conversion system | |
JPS55164315A (en) | Eletronic balance | |
JPS55135943A (en) | Operation processing device |