JPS6413658A - Dram access control device - Google Patents
Dram access control deviceInfo
- Publication number
- JPS6413658A JPS6413658A JP16928787A JP16928787A JPS6413658A JP S6413658 A JPS6413658 A JP S6413658A JP 16928787 A JP16928787 A JP 16928787A JP 16928787 A JP16928787 A JP 16928787A JP S6413658 A JPS6413658 A JP S6413658A
- Authority
- JP
- Japan
- Prior art keywords
- address
- signal
- acknowledging
- receive
- strobe signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To easily realize a memory capacity increase at a slave side by having a timing generating function and an address switching function to execute the division at the time of an address at a master side. CONSTITUTION:An address control part 12 receives an address signal and an address strobe signal from a CPU 11, and transmits a first address strobe signal to a DRAM 21 side together with a row address. An acknowledging signal generating part 22 to receive the first strobe signal returns an address acknowledging signal. An address control part 12 to receive the address acknowledging signal transmits the second address strobe signal together with a column address, and the acknowledging signal generating part 22 to receive the signals returns a data acknowledging signal and an access is completed. Thus, the memory capacity increase at the slave side can be easily realized.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16928787A JPS6413658A (en) | 1987-07-07 | 1987-07-07 | Dram access control device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16928787A JPS6413658A (en) | 1987-07-07 | 1987-07-07 | Dram access control device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6413658A true JPS6413658A (en) | 1989-01-18 |
Family
ID=15883721
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16928787A Pending JPS6413658A (en) | 1987-07-07 | 1987-07-07 | Dram access control device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6413658A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5311493A (en) * | 1990-04-06 | 1994-05-10 | Sharp Kabushiki Kaisha | Data reproduction circuit for converting a read analog signal |
US5444688A (en) * | 1991-08-02 | 1995-08-22 | Sharp Kabushiki Kaisha | Information reproducing circuit |
EP1182869A2 (en) | 2000-08-18 | 2002-02-27 | Sony Corporation | Image-signal processing apparatus and method |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6326753A (en) * | 1986-07-21 | 1988-02-04 | Hitachi Ltd | Memory bus control method |
-
1987
- 1987-07-07 JP JP16928787A patent/JPS6413658A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6326753A (en) * | 1986-07-21 | 1988-02-04 | Hitachi Ltd | Memory bus control method |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5311493A (en) * | 1990-04-06 | 1994-05-10 | Sharp Kabushiki Kaisha | Data reproduction circuit for converting a read analog signal |
US5444688A (en) * | 1991-08-02 | 1995-08-22 | Sharp Kabushiki Kaisha | Information reproducing circuit |
EP1182869A2 (en) | 2000-08-18 | 2002-02-27 | Sony Corporation | Image-signal processing apparatus and method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910005308A (en) | Semiconductor memory | |
JPS5580164A (en) | Main memory constitution control system | |
GB1523579A (en) | Latched memory system timing | |
JPS5399736A (en) | Semiconductor memory unit | |
EP0242879A3 (en) | Data processor with wait control allowing high speed access | |
EP0310496A3 (en) | Synchronous semiconductor memory device | |
WO1986006538A3 (en) | Memory control circuit permitting microcomputer system to utilize static and dynamic rams | |
JPS6413658A (en) | Dram access control device | |
JPS53126229A (en) | Memory unit | |
JPS5394835A (en) | Memory unit | |
JPS5354429A (en) | Memory device | |
JPS51138335A (en) | Control system for control memory | |
JPS5720979A (en) | Memory control system | |
JPS538542A (en) | Shifter circuit | |
JPS53121513A (en) | Signal transfer system | |
JPS6488994A (en) | Storage device | |
JPS5387635A (en) | Refresh singal generation unit | |
JPS5355920A (en) | Answer signal generator | |
JPS54142018A (en) | Memory control system | |
JPS53126823A (en) | Writing system for refresh memory | |
JPS57196332A (en) | Microcomputer interface | |
JPS533025A (en) | Electronic computer | |
JPS5442944A (en) | Refresh address control system for memory | |
JPS5337337A (en) | Refresh control system for memory unit | |
JPS5311548A (en) | Error information transfer control system |