JPS6412714A - Register with initialization circuit - Google Patents
Register with initialization circuitInfo
- Publication number
- JPS6412714A JPS6412714A JP62169213A JP16921387A JPS6412714A JP S6412714 A JPS6412714 A JP S6412714A JP 62169213 A JP62169213 A JP 62169213A JP 16921387 A JP16921387 A JP 16921387A JP S6412714 A JPS6412714 A JP S6412714A
- Authority
- JP
- Japan
- Prior art keywords
- clocked
- time
- register
- phi1
- phi1n
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To diminish the scale of a circuit and to shorten an initializing time, by normalizing the levels of clocked logic and clocked feedback logic at the time of initialization. CONSTITUTION:At the time of starting up a register, an initial signal INI is set at a high level, and the input of a NAND gate CNA1 is set at a low level compulsorily. Simultaneously, clocks phi1 and phi1N are set at the low levels compulsorily by supplying the initial signal INI to NOR gates NR1 and NR2, then, the NAND gate CNA1 ON/OFF-controlled by the clock phi1, clocked inverters CK12-CK14 ON/OFF-controlled by the clocks phi1 and phi1N, and clocked inverters CI1-CI4 for feedback are intialized. In such a way, latches at all stages can be initialized to the low levels simultaneously.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62169213A JPS6412714A (en) | 1987-07-07 | 1987-07-07 | Register with initialization circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62169213A JPS6412714A (en) | 1987-07-07 | 1987-07-07 | Register with initialization circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6412714A true JPS6412714A (en) | 1989-01-17 |
Family
ID=15882303
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62169213A Pending JPS6412714A (en) | 1987-07-07 | 1987-07-07 | Register with initialization circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6412714A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5365440A (en) * | 1990-11-30 | 1994-11-15 | Honda Giken Kogyo Kabushiki Kaisha | Four wheel steering system |
US20160076945A1 (en) * | 2013-05-03 | 2016-03-17 | 3M Innovative Properties Company | System for monitoring temperature of electrical conductor |
-
1987
- 1987-07-07 JP JP62169213A patent/JPS6412714A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5365440A (en) * | 1990-11-30 | 1994-11-15 | Honda Giken Kogyo Kabushiki Kaisha | Four wheel steering system |
US20160076945A1 (en) * | 2013-05-03 | 2016-03-17 | 3M Innovative Properties Company | System for monitoring temperature of electrical conductor |
US9885618B2 (en) * | 2013-05-03 | 2018-02-06 | 3M Innovative Properties Company | System for monitoring temperature of electrical conductor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5708374A (en) | Self-timed control circuit for self-resetting logic circuitry | |
CA1299681C (en) | Self precharging static programmable logic array | |
AU580362B2 (en) | Improvements in or relating to integrated circuits | |
JPS6488662A (en) | Semiconductor memory | |
IE813069L (en) | Buffer circuit | |
JPS6412714A (en) | Register with initialization circuit | |
DE69222798T2 (en) | Counter circuit | |
EP0322885A3 (en) | Determination circuit for data coincidence | |
ATE130446T1 (en) | SELF-CLOCKED REGISTER MEMORY. | |
JPS5793434A (en) | Serial port system | |
FR2379198A1 (en) | Two phase logic clock source - is based on cross coupled NAND=gates driven from common source | |
KR890004465B1 (en) | Delay circuit for gate array | |
US6222383B1 (en) | Controlled PMOS load on a CMOS PLA | |
JPS57106229A (en) | Cmos multiinput storage circuit | |
JPS573139A (en) | Operation processor | |
JPS644116A (en) | Frequency dividing circuit | |
JPS6413479A (en) | Test system for integrated circuit | |
JPS6454555A (en) | Writing-out preventing circuit | |
JPS57210640A (en) | Large scale integrated circuit | |
JPS6473437A (en) | Memory write protection circuit | |
JPS55149536A (en) | Logic circuit | |
SU1587593A1 (en) | Mis-transistor-base parallel asynchronous register | |
JPS56168267A (en) | Logical device | |
JPS6429941A (en) | Input circuit | |
JPS56144633A (en) | Flip-flop circuit |