JPS6369288A - Manufacture of semiconductor laser device - Google Patents

Manufacture of semiconductor laser device

Info

Publication number
JPS6369288A
JPS6369288A JP21483186A JP21483186A JPS6369288A JP S6369288 A JPS6369288 A JP S6369288A JP 21483186 A JP21483186 A JP 21483186A JP 21483186 A JP21483186 A JP 21483186A JP S6369288 A JPS6369288 A JP S6369288A
Authority
JP
Japan
Prior art keywords
layer
type
becomes
etching
semiconductor layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP21483186A
Other languages
Japanese (ja)
Inventor
Kimio Shigihara
君男 鴫原
Toshitaka Aoyanagi
利隆 青柳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP21483186A priority Critical patent/JPS6369288A/en
Publication of JPS6369288A publication Critical patent/JPS6369288A/en
Pending legal-status Critical Current

Links

Landscapes

  • Semiconductor Lasers (AREA)

Abstract

PURPOSE:To effectively etch only an N-type Ga1-uAluAs layer by using an etchant exhibiting larger etching rate for the layer which becomes a current narrowing layer than a P-type Ga1-zAlzAs layer which becomes a clad layer. CONSTITUTION:A Ga1-xAlxAs layer 2 which becomes a clad layer, a Ga1-yAlyAs layer 3 which becomes an active layer, a P-type Ga1-zAlzAs layer 4 which becomes a clad layer and an N-type Ga1-uAluAs layer 5 which becomes a current narrowing layer are sequentially epitaxially grown on an N-type GaAs substrate 1, a pattern is formed on the layer 5, removed by etching until the layer 4 is exposed, and then a P-type Ga1-vAlvAs layer 7 is grown. An etchant selects to exhibit faster etching velocity for the layer 5 and not to etch the layer 4. Such an etchant is used to effectively remove by etching only the layer 5 without immersing the layer 4 to form an internal stripe structure with good reproducibility.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は、半導体レーザ装置の製造に係υ、特に電流
狭窄層のエツチング材に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Industrial Application Field] The present invention relates to the manufacture of semiconductor laser devices, and particularly to an etching material for a current confinement layer.

〔従来の技術〕[Conventional technology]

第3図は従来の実屈折率導波形半導体レーザ装置の構造
を示すVr面図である。N形GaAs基板(1)上にク
ラッド層となるN形Ga1−zAlzAs、す(2)、
活性層となるGa1−yAlyAs 層[3)、クラッ
ド】となるP形Gax−zAl xAa )J (41
、電流狭窄層となるN形Ga l−u At uAsM
l+51(ただし、O≦y<x、x、uかつz(u)を
順次Jピタ+シャル成長により形成し、このN形Ga1
−uAlu〜8層(5)上にフォトレジストによりパタ
ーニンジを行ない、H2SO,系等のエツチング液によ
りp形Gal−mA1gAs層(4)が露出するまで除
去し、フォトレジストを除去した後にP形Ga1−マA
1vAs層(v<u)(7)をエピタ+シャル成長させ
、内部ストライプ構造を形成した。
FIG. 3 is a Vr plane view showing the structure of a conventional real refractive index waveguide semiconductor laser device. N-type Ga1-zAlzAs, which becomes a cladding layer, on the N-type GaAs substrate (1) (2),
Ga1-yAlyAs layer [3) which becomes the active layer, P-type Gax-zAl xAa ) J (41
, N-type Ga lu At uAsM which becomes the current confinement layer
l+51 (where O≦y<x, x, u and z(u) are sequentially formed by J pita + crystal growth, and this
-UAlu ~ 8 layer (5) is patterned with photoresist, and removed with an etching solution such as H2SO, etc. until the p-type Gal-mA1gAs layer (4) is exposed, and after removing the photoresist, the P-type Ga1 - Ma A
A 1vAs layer (v<u) (7) was epitetally grown to form an internal stripe structure.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

上記のような従来の実屈折率導波形半導体レーザ装置の
製造方法では、クラッド層であるP形Gax−xAlx
As層(4)と電流狭窄層であるN形Ga1−uAlu
As層(5)に対してエツチングレートのないH2SO
4系等のエツチング液を使用している念め、エツチング
量を時間で制御することになシ、P形G魯l−2Alx
As層(4)まで侵されたシ、逆に電流狭窄層であるN
形Ga1−uAluAs層(5)が除去しきれなかつf
c勺する事態が発生し、内部ストライプ構造を再現性良
く作製することが極めて困難であった。
In the conventional manufacturing method of a real refractive index waveguide semiconductor laser device as described above, the cladding layer P-type Gax-xAlx
As layer (4) and current confinement layer N-type Ga1-uAlu
H2SO with no etching rate for As layer (5)
If you are using an etching solution such as 4 series, do not control the etching amount by time.
The As layer (4) was also attacked, and conversely, the N layer, which is the current confinement layer,
If the Ga1-uAluAs layer (5) is not completely removed and f
This resulted in an extremely difficult situation in which the internal stripe structure was produced with good reproducibility.

この発明は、上記のような従来の欠点を解決するために
なされたもので、良質な電流狭窄層を再現性良く作製す
ることを目的とする。
This invention was made to solve the above-mentioned conventional drawbacks, and aims to produce a high-quality current confinement layer with good reproducibility.

〔問題点を解決するための手段〕[Means for solving problems]

この半導体レーザ装置に係る半導体レーザ装置の製造方
法は、クラッド層となるP形Ge1−zAlxAs層よ
りも電流狭窄層となるN形Ga1−uAluAs層に対
して大きなエツチングレートを示すエツチング材を用い
て、P形Ga 1−xAl xAs層の少なくとも一部
分をエツチング液去することで内部ストライプ構造を形
成するものである。
A method for manufacturing a semiconductor laser device according to this semiconductor laser device uses an etching material that exhibits a larger etching rate for an N-type Ga1-uAluAs layer that will become a current confinement layer than for a P-type Ge1-zAlxAs layer that will become a cladding layer. , an internal stripe structure is formed by removing at least a portion of the P-type Ga 1-xAl xAs layer with an etching solution.

〔作用〕[Effect]

この発明においては、クラッド層となるP形G@x−x
AlzAs層よりも電流狭窄層となるN形Ga l −
uAluAs層に対して大きなエツチングレートを示す
エツチング材を用いるので、電流狭窄層となるN形G5
1−uAluAs層のみを選択的にエツチングすること
ができる。
In this invention, P-type G@x-x which becomes the cladding layer
N-type Gal − becomes a current confinement layer rather than the AlzAs layer.
Since an etching material with a large etching rate is used for the uAluAs layer, the N-type G5 which becomes the current confinement layer is used.
Only the 1-uAluAs layer can be selectively etched.

〔実施例〕〔Example〕

以下、この発明の一実施例を図について説明する。第1
図は本発明の一実施例による半導体レーザ装置の製造方
法を工程順に示す。第1図(、)に示すようにN形Ga
As基板tll上に、順次、クラッド層となるN形Ga
1−!AILka(2)、活性層となるGa : −y
AlyAs層(3)、クラッド層となるP形Ga1−s
AlzAs層(4)、電流狭窄層となるN形Ga1−u
AluAs層(6)(ただし、0≦yくx、かつy=0
.1.かつs−0,5,かつu=0.3)を順次エピタ
キシセル成長によシ形成し、このN形GILI−uAl
uAs層(5)上にフォトレジストによシパターニンジ
を行う。次に第1図(b)に示すように28%もとてP
形GAI−gAlzAa層(4)が露出するまでエツチ
ング液去する。さらに、第1図(6)に示すように、フ
ォトレジストを除去した後にP形Ga1−vAlvAs
層(Y<u)(7)を成長させ、内部ストライプ構造を
形成する。
An embodiment of the present invention will be described below with reference to the drawings. 1st
The figure shows a method of manufacturing a semiconductor laser device according to an embodiment of the present invention in the order of steps. As shown in Figure 1(,), N-type Ga
On the As substrate tll, N-type Ga is sequentially formed as a cladding layer.
1-! AILka (2), Ga forming active layer: -y
AlyAs layer (3), P-type Ga1-s that becomes the cladding layer
AlzAs layer (4), N-type Ga1-u which becomes the current confinement layer
AluAs layer (6) (0≦yx, and y=0
.. 1. and s-0.5, and u=0.3) by epitaxy cell growth, and this N-type GILI-uAl
A photoresist patterning is performed on the uAs layer (5). Next, as shown in Figure 1(b), 28%
The etching solution is removed until the GAI-gAlzAa layer (4) is exposed. Furthermore, as shown in FIG. 1 (6), after removing the photoresist, P-type Ga1-vAlvAs
A layer (Y<u) (7) is grown to form an internal stripe structure.

上記のような工程を含んだ半導体レーザ装置の製造方法
を用いると、第2図に示すように、前述のNH2OH−
H2o2系エッチング液(γ=20)がN形Ga1−u
AluAs層+5Bu=0.3)に対しては、5.2μ
m/―という速いエツチング液度を示すのに対し、P形
Ga 1−zAl xAs Rf4) (z = 0.
5 )に対しては0.15μm/mとなりほとんどエツ
チングしない(電子通信学会技術研究報告SSD 73
−80よシ引用)。このため、クラッド層であるP形G
a1−xAlzAs層(4)をほとんど侵すことなく、
電流狭窄層であるN形Ga1−uAluAs、寮(6)
を確実に除去することができ、再現性よく内部ストライ
プ構造を形成できる。
When the method for manufacturing a semiconductor laser device including the steps described above is used, as shown in FIG.
H2o2 based etching solution (γ=20) is N type Ga1-u
5.2 μ for AluAs layer + 5Bu = 0.3)
m/-, whereas P-type Ga 1-zAl x As Rf4) (z = 0.
5), it is 0.15 μm/m and there is almost no etching (IEICE technical research report SSD 73
-80 (quote). For this reason, the P-type G which is the cladding layer
without almost attacking the a1-xAlzAs layer (4),
N-type Ga1-uAluAs current confinement layer, dormitory (6)
can be removed reliably and an internal stripe structure can be formed with good reproducibility.

なお、上記実施例では、エツチング液として28%Nf
!4OH水溶液と30%H,02水溶液を容積比で1 
: 20に混合したものを例に挙げたが、異なる濃度の
水溶液を用いた場合でも、また異なる混合比を用いた場
合でも同様の効果が得られる場合がある。また、上記例
では、A1組成比としてx=0.5 、 u=0.3と
したが、実際には工Nuである場合のすべてに適用し得
る。エツチング材の液温においても、30℃以外でも有
効である。また、材料やエツチング液法はこれに限るも
のではない。
In the above example, 28%Nf was used as the etching solution.
! 4OH aqueous solution and 30% H,02 aqueous solution at a volume ratio of 1
: 20 was taken as an example, but the same effect may be obtained even if an aqueous solution of a different concentration or a different mixing ratio is used. Further, in the above example, the A1 composition ratio is x=0.5 and u=0.3, but it can actually be applied to all cases where the A1 composition ratio is 0.5 and u=0.3. It is also effective at liquid temperatures of etching materials other than 30°C. Furthermore, the materials and etching solution methods are not limited to these.

〔発明の効果〕〔Effect of the invention〕

この発明は以上説明したとお9、クラッド層となるP形
Ga1−vAlzAs層よ)も電流狭窄層となるN形G
ax−uAluAs層に対して大きなエツチングレート
を示すエツチング材を用いるので、電流狭窄層となるN
形Ga1−uAluAa層のみを選択的にエッチツクで
きる効果がある。
As explained above, in this invention, the P-type Ga1-vAlzAs layer which becomes the cladding layer also has an N-type G layer which becomes the current confinement layer.
Since an etching material with a large etching rate is used for the ax-uAluAs layer, N
This has the effect of selectively etching only the Ga1-uAluAa layer.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、この発明の一実施例による半導体レーザ装置
の製造方法を示す工程別断面図、第2図d NH4OH
−H,02系x ツチ:/ジ液(r=20)のエツチン
グレートのグラフ、第3図は従来の実屈折率導波形半導
体レーザ装置の断面図である。1はN形GaAs基板、
2はクラッド層となるN形Ga1−話1xAa層、3は
活性層となるGa1−yAlyAs層、4はクラッド層
となるGal−gAlxA一層、5は電流狭窄層となる
N形Ga1−uAluAs層、6は7オトレジストマス
ク、7はP形GBx−vAlvAs層である。なお、各
図中の同一符号は同一または相当部分を示す。
FIG. 1 is a cross-sectional view of each process showing a method for manufacturing a semiconductor laser device according to an embodiment of the present invention, and FIG. 2d is a NH4OH
FIG. 3 is a graph of the etching rate of -H,02 series x ts/di solution (r=20), and is a cross-sectional view of a conventional real refractive index waveguide semiconductor laser device. 1 is an N-type GaAs substrate,
2 is an N-type Ga1-1xAa layer which becomes a cladding layer, 3 is a Ga1-yAlyAs layer which is an active layer, 4 is a Gal-gAlxA layer which is a cladding layer, 5 is an N-type Ga1-uAluAs layer which is a current confinement layer, Reference numeral 6 indicates a 7 photoresist mask, and 7 indicates a P-type GBx-vAlvAs layer. Note that the same reference numerals in each figure indicate the same or corresponding parts.

Claims (4)

【特許請求の範囲】[Claims] (1)基板結晶上に、第1の禁制帯幅を持つ第1の半導
体層と、前記第1の禁制帯幅よりも小さい第2の禁制帯
幅を持つ第2の半導体層と、前記第2の禁制帯幅よりも
大きい第3の禁制帯幅を持つ第3の半導体層と、前記第
2の禁制帯幅よりも大きい第4の禁制帯幅を持つ第4の
半導体層を順次形成する工程と、前記第3の半導体層よ
りも前記第4の半導体層に対して大きなエッチングレー
トを示すエッチング材を用いて、前記第4の半導体層の
少なくとも一部分をエッチング除去する工程を含む半導
体レーザ装置の製造方法。
(1) A first semiconductor layer having a first forbidden band width, a second semiconductor layer having a second forbidden band width smaller than the first forbidden band width, and a first semiconductor layer having a first forbidden band width, on a substrate crystal; A third semiconductor layer having a third forbidden band width larger than the second forbidden band width and a fourth semiconductor layer having a fourth forbidden band width larger than the second forbidden band width are sequentially formed. and a step of etching away at least a portion of the fourth semiconductor layer using an etching material that exhibits a higher etching rate for the fourth semiconductor layer than for the third semiconductor layer. manufacturing method.
(2)第4の禁制帯幅が、第3の禁制帯幅よりも小さく
なるように形成する工程を含む特許請求の範囲第1項記
載の半導体レーザ装置の製造方法。
(2) The method for manufacturing a semiconductor laser device according to claim 1, which includes the step of forming the fourth forbidden band width to be smaller than the third forbidden band width.
(3)第1の半導体層をGa_1_−_xAl_xAs
、第2の半導体層をGa_1_−_yAl_yAs、第
3の半導体層をGa_1_−_zAl_zAs、第4の
半導体層をGa_1_−_uAl_uAs(ただし、0
≦y<x、z、uかつu<z)で形成する工程を含む特
許請求の範囲第2項記載の半導体レーザ装置の製造方法
(3) The first semiconductor layer is made of Ga_1_-_xAl_xAs
, the second semiconductor layer is Ga_1_-_yAl_yAs, the third semiconductor layer is Ga_1_-_zAl_zAs, and the fourth semiconductor layer is Ga_1_-_uAl_uAs (however, 0
3. The method of manufacturing a semiconductor laser device according to claim 2, including a step of forming a semiconductor laser device such that ≦y<x, z, u and u<z.
(4)エッチング材として、NH_4OH−H_2O_
2系エッチング液を用いる工程を含む特許請求の範囲第
3項記載の半導体レーザ装置の製造方法。
(4) As an etching material, NH_4OH-H_2O_
4. The method of manufacturing a semiconductor laser device according to claim 3, which includes a step of using a two-system etching solution.
JP21483186A 1986-09-10 1986-09-10 Manufacture of semiconductor laser device Pending JPS6369288A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21483186A JPS6369288A (en) 1986-09-10 1986-09-10 Manufacture of semiconductor laser device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21483186A JPS6369288A (en) 1986-09-10 1986-09-10 Manufacture of semiconductor laser device

Publications (1)

Publication Number Publication Date
JPS6369288A true JPS6369288A (en) 1988-03-29

Family

ID=16662260

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21483186A Pending JPS6369288A (en) 1986-09-10 1986-09-10 Manufacture of semiconductor laser device

Country Status (1)

Country Link
JP (1) JPS6369288A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010048085A (en) * 2009-12-04 2010-03-04 Oiles Eco Corp Louver device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010048085A (en) * 2009-12-04 2010-03-04 Oiles Eco Corp Louver device

Similar Documents

Publication Publication Date Title
DE69319169T2 (en) Process for the production of heteroepitaxial thin layers and electronic components
EP1780748B1 (en) Group III-nitride layers with patterned surfaces
JPH0677205A (en) Microscopic structure forming method for compound semiconductor
JPS6369288A (en) Manufacture of semiconductor laser device
JP2002057142A (en) Method of manufacturing compound semiconductor device
JPS6223191A (en) Manufacture of ridge type semiconductor laser device
JP2680310B2 (en) Method for manufacturing semiconductor device
JPS63209189A (en) Production of semiconductor laser
JPS6242532A (en) Surface treating method of compound semiconductor
JPH02209782A (en) Manufacture of ridge waveguide
JPS62108591A (en) Manufacture of semiconductor laser
JP2525776B2 (en) Method for manufacturing semiconductor device
JPH01236676A (en) Manufacture of semiconductor laser
JPS625330B2 (en)
JPH0228927A (en) Manufacture of semiconductor device and etchant
JPS6319824A (en) Etching
JPS5895827A (en) Manufacture of semiconductor element
JPS63310191A (en) Manufacture of semiconductor laser
JPS6362235A (en) Etching method of semiconductor
EP1390970A1 (en) Masking technique for producing semiconductor components, in particular a buried heterostructure (bh) laser diode
JPS6381863A (en) Manufacture of semiconductor device
JPH02114583A (en) Manufacture of semiconductor laser
JPS6279687A (en) Manufacture of semiconductor optical device
JPH08130344A (en) Semiconductor element and manufacture thereof
JPS6211236A (en) Chemical etching method for compound semiconductor