JPS63300523A - Semiconductor integrated circuit - Google Patents

Semiconductor integrated circuit

Info

Publication number
JPS63300523A
JPS63300523A JP13725787A JP13725787A JPS63300523A JP S63300523 A JPS63300523 A JP S63300523A JP 13725787 A JP13725787 A JP 13725787A JP 13725787 A JP13725787 A JP 13725787A JP S63300523 A JPS63300523 A JP S63300523A
Authority
JP
Japan
Prior art keywords
capacitor
temperature
level
integrated circuit
semiconductor integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13725787A
Other languages
Japanese (ja)
Inventor
Yasuyuki Hasegawa
泰之 長谷川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP13725787A priority Critical patent/JPS63300523A/en
Publication of JPS63300523A publication Critical patent/JPS63300523A/en
Pending legal-status Critical Current

Links

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Abstract

PURPOSE:To simplify the manufacture of a semiconductor integrated circuit and to reduce its manufacturing cost by measuring its temperature by using a semiconductor capacitor as a temperature sensor to eliminate the necessity of using a special process on one chip of a semiconductor integrated circuit. CONSTITUTION:A switch 2 is initially closed to charge a semiconductor capacitor 3 to a VCC level. Then, when one predetermined trigger is input from a terminal 51 at the time of measuring its temperature, the switch 2 is opened, the stored charge of the capacitor 3 becomes a dynamically holding state, and the counting of a timer 5 is simultaneously started through the trigger. When it arrives at the voltage of the low level logic threshold value of an inverter 4 due to the drop of the voltage VC of the capacitor 3, its output level is transferred from an L level to an H level, and the counting of the timer 5 is stopped. That is, it is converted by a data converter to temperature data, latched by a latch register 7, and held by utilizing the characteristic in which the charge holding time is varied corresponding to the temperature change of the capacitor.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体集積回路に関し、時に温度検出用の温度
センサーを備えて構成される半導体集積回路の改良に関
する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a semiconductor integrated circuit, and sometimes relates to an improvement in a semiconductor integrated circuit configured to include a temperature sensor for detecting temperature.

〔従来の技術〕[Conventional technology]

従来、この種の半導体集積回路においては、温度検出用
の温度センサーとして、特殊金属を用いた熱電対を利用
しているのが大半であり、一般的である。
Conventionally, most semiconductor integrated circuits of this type have generally used thermocouples made of special metal as temperature sensors for temperature detection.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

上述した従来の半導体集積回路においては、温度検出用
の温度センサーとして、特殊金属を用いた熱電対が利用
されている。このため、半導体集積回路の1チツプ上に
前記温度センサーのユニットを設ける場合には、そのた
めの特殊な製造プロセスが必要となり、半導体集積回路
の製造を複雑化し、製造コストの増大を招くという欠点
がある。
In the conventional semiconductor integrated circuit described above, a thermocouple made of a special metal is used as a temperature sensor for detecting temperature. Therefore, when a temperature sensor unit is provided on one chip of a semiconductor integrated circuit, a special manufacturing process is required, which has the drawback of complicating the manufacturing of the semiconductor integrated circuit and increasing manufacturing costs. be.

〔問題点を解決するための手段〕[Means for solving problems]

本発明の半導体集積回路は、温度検出用の半導体容量と
、前記半導体容量における電荷保持時間を測定する手段
と、を備えて構成される。
A semiconductor integrated circuit according to the present invention includes a semiconductor capacitor for temperature detection and means for measuring charge retention time in the semiconductor capacitor.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の第1の実施例の構成図である。第1図
に示されるように、本実施例は、VCC電源1に対応し
て、スイッチ2と、半導体容量3と、インバータ4と、
タイマー5と、データ変換器6と、ラッチ用レジスタ7
と、を備えて構成される。
FIG. 1 is a block diagram of a first embodiment of the present invention. As shown in FIG. 1, this embodiment includes a switch 2, a semiconductor capacitor 3, an inverter 4, and a VCC power supply 1.
Timer 5, data converter 6, and latch register 7
It is composed of and.

第1図において、温度の測定に当っては、最初にスイッ
チ2を“ON″とし、半導体容量3をVccレベルまで
充電しておく。次に温度測定の時点において、端子51
から所定のトリガーを1パルス入力する。このトリガー
によりスイッチ2は“OFF″となり、半導体容量3に
充電されている電荷はダイナミック保持状態となる。こ
の時点において、同時に、前記トリガーを介してタイマ
ー5におけるカウントが開始される。
In FIG. 1, when measuring the temperature, first the switch 2 is turned on and the semiconductor capacitor 3 is charged to the Vcc level. Next, at the time of temperature measurement, terminal 51
Input one pulse of the predetermined trigger from . This trigger turns the switch 2 "OFF", and the charges stored in the semiconductor capacitor 3 enter a dynamic holding state. At this point, counting in the timer 5 is simultaneously started via the trigger.

半導体容量3においてダイナミック保持された電荷はリ
ーク等により減少してゆくが、半導体容量3の電圧■c
は、前記電荷の減少にともないVCCレベルよりも低下
する。更に電圧■cのレベルが低下してゆき、インバー
タ4の低レベル論理しきい値の電圧に到達すると、イン
バータ4の出力レベルが“L”レベルからH1ルベルに
転移し、この時点においてタイマー5におけるカウント
が停止される。すなわち、タイマー5によって半導体容
量3における電荷保持時間が測定される。前記電荷保持
時間の測定値はデータ変換器6に送られるが、この電荷
保持時間は半導体容量3における温度変化に対応して変
動する特性を有しており、この特性を利用して、データ
変換器6においては、前記保持時間の測定値が温度デー
タに変換される。データ変換器6における前記温度デー
タは、ラッチ用レジスタ7によりラッチされ、保持され
る。
The charge dynamically held in the semiconductor capacitor 3 decreases due to leakage, etc., but the voltage of the semiconductor capacitor 3 c
decreases below the VCC level as the charge decreases. When the level of the voltage ■c further decreases and reaches the voltage of the low-level logic threshold of the inverter 4, the output level of the inverter 4 transitions from the "L" level to the H1 level, and at this point the timer 5 is Counting is stopped. That is, the timer 5 measures the charge retention time in the semiconductor capacitor 3. The measured value of the charge retention time is sent to the data converter 6, but this charge retention time has a characteristic that changes in response to temperature changes in the semiconductor capacitor 3, and this characteristic is used to perform data conversion. In the device 6, the measured value of the holding time is converted into temperature data. The temperature data in the data converter 6 is latched and held by the latching register 7.

第2図は本発明の第2の実施例の構成図である。FIG. 2 is a block diagram of a second embodiment of the present invention.

第2図に示されるように、本実施例は、VCC電源8に
対応して、スイッチ9と、パルス発生器10と、半導体
容量11と、インバータ12と、タイマー13と、コン
パレータ14と、保持時間設定レジスタ15と、割込信
号発生器16と、を備えて構成される。
As shown in FIG. 2, in this embodiment, a switch 9, a pulse generator 10, a semiconductor capacitor 11, an inverter 12, a timer 13, a comparator 14, and a holding device are provided in correspondence with the VCC power supply 8. It is configured to include a time setting register 15 and an interrupt signal generator 16.

第2図において、パルス発生器10から出力されるパル
スに対応して、前記第1の実施例の場合と同様に、スイ
ッチ9、インバータ12およびタイマー13の動作を介
して、半導体容量11の電荷保持時間が測定たれる。す
なわち、パルス発生器10から出力される1パルスごと
に、前記電荷保持時間がサンプリングされて測定される
。この電荷保持時間の測定値はコンパレータ14に送ら
れ、コンパレータ14において、保持時間設定レジスタ
15から入力される事前設定された保持時間と比較され
る。前記電荷保持時間の測定値が設定範囲を越えると、
割込信号発生器16を介して割込信号が生成される。
In FIG. 2, in response to a pulse output from a pulse generator 10, a charge is generated in a semiconductor capacitor 11 through the operation of a switch 9, an inverter 12, and a timer 13, as in the first embodiment. Retention time is measured. That is, the charge retention time is sampled and measured for each pulse output from the pulse generator 10. This measured value of the charge retention time is sent to the comparator 14, where it is compared with a preset retention time input from the retention time setting register 15. If the measured value of the charge retention time exceeds the set range,
An interrupt signal is generated via an interrupt signal generator 16.

〔発明の効果〕〔Effect of the invention〕

以上説明したように、本発明は、温度センサーとして半
導体容量を用いて温度測定する方式を用いているため、
半導体集積回路の1チツプ上に特殊なプロセスを用いる
必要がなくなり、半導体集積回路の製造を簡易化し1.
製造コストを低減することができるという効果がある。
As explained above, since the present invention uses a method of measuring temperature using a semiconductor capacitor as a temperature sensor,
There is no need to use a special process on one chip of a semiconductor integrated circuit, which simplifies the manufacturing of semiconductor integrated circuits.1.
This has the effect of reducing manufacturing costs.

【図面の簡単な説明】[Brief explanation of drawings]

第1図および第2図は、それぞれ本発明な第1および第
2の実施例の構成図である。 図において、1,8・・・Vcc電fi、2.9・・・
スイッチ、3.11・・・半導体容量、4,12・・・
インバータ、5,13・・・タイマー、6・・・データ
変換器、7・・・ラッチ用レジスタ、1o・・・パルス
発生器、14・・・コンパレータ、15・・・保持時間
設定レジスタ、16・・・割込信号発生器。 代理人 弁理士 内 原  音ハ真 し・
FIG. 1 and FIG. 2 are block diagrams of first and second embodiments of the present invention, respectively. In the figure, 1,8...Vcc electric fi, 2.9...
Switch, 3.11...Semiconductor capacitor, 4,12...
Inverter, 5, 13... Timer, 6... Data converter, 7... Latch register, 1o... Pulse generator, 14... Comparator, 15... Holding time setting register, 16 ...Interrupt signal generator. Agent Patent Attorney Masashi Uchihara Otoha

Claims (1)

【特許請求の範囲】[Claims] 温度検出用の半導体容量と、前記半導体容量における電
荷保持時間を測定する手段と、を備えることを特徴とす
る半導体集積回路。
A semiconductor integrated circuit comprising: a semiconductor capacitor for temperature detection; and means for measuring charge retention time in the semiconductor capacitor.
JP13725787A 1987-05-29 1987-05-29 Semiconductor integrated circuit Pending JPS63300523A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13725787A JPS63300523A (en) 1987-05-29 1987-05-29 Semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13725787A JPS63300523A (en) 1987-05-29 1987-05-29 Semiconductor integrated circuit

Publications (1)

Publication Number Publication Date
JPS63300523A true JPS63300523A (en) 1988-12-07

Family

ID=15194436

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13725787A Pending JPS63300523A (en) 1987-05-29 1987-05-29 Semiconductor integrated circuit

Country Status (1)

Country Link
JP (1) JPS63300523A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6841843B2 (en) 2003-03-31 2005-01-11 Nec Electronics Corporation Semiconductor integrated circuit device
WO2010073424A1 (en) * 2008-12-25 2010-07-01 パナソニック株式会社 Semiconductor integrated circuit device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6841843B2 (en) 2003-03-31 2005-01-11 Nec Electronics Corporation Semiconductor integrated circuit device
WO2010073424A1 (en) * 2008-12-25 2010-07-01 パナソニック株式会社 Semiconductor integrated circuit device

Similar Documents

Publication Publication Date Title
KR970051249A (en) Leakage Voltage Sensing Circuit of MOS Capacitor
US4479097A (en) Low voltage, low power RC oscillator circuit
US4121461A (en) Electronic temperature sensor
US6297761B1 (en) Measuring apparatus for digitally detecting analog measured variables
JPS63300523A (en) Semiconductor integrated circuit
US4070666A (en) Automatic polarity sensing analog-to-digital converter
CN114353974A (en) Integrated circuit temperature sensing circuit
US20020194510A1 (en) Apparatus and method for bus power measurement in a digital signal processor
CN207410330U (en) A kind of high position test using capacitance sensor device
GB2108342A (en) Power-on reset circuit
JP2621115B2 (en) Charger control circuit
KR950004637B1 (en) Floating sensor circuit
US20240106401A1 (en) Measurement system, related integrated circuit and method
US20230353161A1 (en) Chip state monitoring circuit based on self-balancing differential signal integration and amplification circuit
SU790334A1 (en) Logic gate based on insulated-gate field-effect transistors with dynamic load
SU1550519A1 (en) Device for checking microcircuit indexing
JP3106347B2 (en) Illuminance detection circuit
JP2009139242A (en) Microcomputer, data processing system, and data processing method
SU1004909A1 (en) Frequency meter
SU1566412A1 (en) Analog memory device
SU1566312A1 (en) Device for monitoring insulation resistance of electric circuits
SU1174869A1 (en) Peak detector
RU2075828C1 (en) Analog-digital measuring device
SU1290244A1 (en) Meter of duration differences in nanosecond intervals
SU1228306A1 (en) Period-to-voltage converter