JPS6320066U - - Google Patents
Info
- Publication number
- JPS6320066U JPS6320066U JP11363886U JP11363886U JPS6320066U JP S6320066 U JPS6320066 U JP S6320066U JP 11363886 U JP11363886 U JP 11363886U JP 11363886 U JP11363886 U JP 11363886U JP S6320066 U JPS6320066 U JP S6320066U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- load impedance
- negative feedback
- output
- amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Measurement Of Current Or Voltage (AREA)
- Rectifiers (AREA)
Description
第1図は、本考案の一実施例による全波整流回
路を示す図である。第2図は、従来の全波整流回
路図である。
10,12……入出力端子、18,30……第
1、第2オペアンプ、20,32,34……入力
抵抗、22,24……帰還抵抗、26,28……
ダイオード、40……接地負荷インピダンス、4
2,16……第1、第2増幅回路。
FIG. 1 is a diagram showing a full-wave rectifier circuit according to an embodiment of the present invention. FIG. 2 is a diagram of a conventional full-wave rectifier circuit. 10, 12... Input/output terminal, 18, 30... First and second operational amplifier, 20, 32, 34... Input resistor, 22, 24... Feedback resistor, 26, 28...
Diode, 40... Grounded load impedance, 4
2, 16...first and second amplifier circuits.
Claims (1)
並列接続し、その一方の負帰還回路から出力を取
り出したオペアンプから成る増幅回路を備えた整
流回路において、上記増幅回路の出力点とされて
いない他方の負帰還回路に、出力点と同一位置に
接地負荷インピダンスを接続することを特徴とす
る整流回路。 (2) 前記オペアンプの接地負荷インピダンスを
、出力が接続される増幅回路の負荷インピダンス
と等しくすることを特徴とする実用新案登録請求
の範囲第1項記載の整流回路。[Claims for Utility Model Registration] (1) In a rectifier circuit equipped with an amplifier circuit consisting of an operational amplifier in which two negative feedback circuits having different directivity are connected in parallel and the output is taken from one of the negative feedback circuits, A rectifier circuit characterized in that a grounded load impedance is connected to the other negative feedback circuit that is not the output point of the amplifier circuit at the same position as the output point. (2) The rectifier circuit according to claim 1, wherein the grounded load impedance of the operational amplifier is made equal to the load impedance of an amplifier circuit to which the output is connected.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11363886U JPH0518707Y2 (en) | 1986-07-24 | 1986-07-24 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11363886U JPH0518707Y2 (en) | 1986-07-24 | 1986-07-24 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6320066U true JPS6320066U (en) | 1988-02-09 |
JPH0518707Y2 JPH0518707Y2 (en) | 1993-05-18 |
Family
ID=30995632
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11363886U Expired - Lifetime JPH0518707Y2 (en) | 1986-07-24 | 1986-07-24 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0518707Y2 (en) |
-
1986
- 1986-07-24 JP JP11363886U patent/JPH0518707Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0518707Y2 (en) | 1993-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6320066U (en) | ||
JPS5996916U (en) | variable gain amplifier circuit | |
JPH0357616U (en) | ||
JPH0257616U (en) | ||
JPS5843032U (en) | filter circuit | |
JPS59174711U (en) | amplifier | |
JPH02130116U (en) | ||
JPS59169117U (en) | Loudness control circuit | |
JPH0436322U (en) | ||
JPS6381515U (en) | ||
JPH025920U (en) | ||
JPS5861522U (en) | amplifier circuit | |
JPS6381516U (en) | ||
JPS6251412U (en) | ||
JPS591214U (en) | Feedback amplifier circuit | |
JPS6316713U (en) | ||
JPS62119012U (en) | ||
JPS61108978U (en) | ||
JPS58153460U (en) | Temperature compensation bias circuit for PIN diode | |
JPS643319U (en) | ||
JPH0357613U (en) | ||
JPH0365976U (en) | ||
JPH0257613U (en) | ||
JPS59119620U (en) | ideal diode circuit | |
JPS59161755U (en) | amplifier circuit |