JPS63147031U - - Google Patents

Info

Publication number
JPS63147031U
JPS63147031U JP3939587U JP3939587U JPS63147031U JP S63147031 U JPS63147031 U JP S63147031U JP 3939587 U JP3939587 U JP 3939587U JP 3939587 U JP3939587 U JP 3939587U JP S63147031 U JPS63147031 U JP S63147031U
Authority
JP
Japan
Prior art keywords
signal
invalid
detection means
shaping
output signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3939587U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP3939587U priority Critical patent/JPS63147031U/ja
Publication of JPS63147031U publication Critical patent/JPS63147031U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Manipulation Of Pulses (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の一実施例を示すブロツク図、
第2図は第1図に示す各回路の入出力信号の波形
の一例を示す波形図である。 1…増幅器、2…結合コンデンサ、3…信号整
流回路、4,5…コンパレータ、6…AND回路
、8…基準電圧(VREF)。
FIG. 1 is a block diagram showing an embodiment of the present invention.
FIG. 2 is a waveform diagram showing an example of waveforms of input and output signals of each circuit shown in FIG. 1. DESCRIPTION OF SYMBOLS 1...Amplifier, 2...Coupling capacitor, 3...Signal rectifier circuit, 4, 5...Comparator, 6...AND circuit, 8...Reference voltage (VREF).

Claims (1)

【実用新案登録請求の範囲】 (1) 入力信号の無効信号時点を検出する無効信
号検出手段と、前記入力信号を波形整形する整形
手段と、前記無効信号検出手段の出力信号と前記
整形手段の出力信号との論理積をとる論理積手段
とを備えることを特徴とする雑音信号除去装置。 (2) 無効信号検出手段は、振幅の絶対値が規定
の電圧以上の入力信号を整流する整流回路と、こ
の整流回路の出力信号を基準電圧で比較する比較
回路とを有する実用新案登録請求の範囲第(1)項
記載の雑音信号除去装置。
[Claims for Utility Model Registration] (1) An invalid signal detection means for detecting an invalid signal point of an input signal, a shaping means for shaping the waveform of the input signal, and an output signal of the invalid signal detection means and the shaping means. 1. A noise signal removal device comprising: logical product means for calculating a logical product with an output signal. (2) The invalid signal detection means includes a rectifier circuit that rectifies an input signal whose absolute value of amplitude is equal to or higher than a specified voltage, and a comparison circuit that compares the output signal of the rectifier circuit with a reference voltage. Noise signal removal device according to scope (1).
JP3939587U 1987-03-17 1987-03-17 Pending JPS63147031U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3939587U JPS63147031U (en) 1987-03-17 1987-03-17

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3939587U JPS63147031U (en) 1987-03-17 1987-03-17

Publications (1)

Publication Number Publication Date
JPS63147031U true JPS63147031U (en) 1988-09-28

Family

ID=30852517

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3939587U Pending JPS63147031U (en) 1987-03-17 1987-03-17

Country Status (1)

Country Link
JP (1) JPS63147031U (en)

Similar Documents

Publication Publication Date Title
JPS63147031U (en)
JPS62147105U (en)
JPH0293836U (en)
JPS5834438U (en) Waveform shaping circuit
JPS6428026U (en)
JPS6326130U (en)
JPS63163028U (en)
JPH0349667U (en)
JPS6237495U (en)
JPS6324701U (en)
JPS6378278U (en)
JPH0365356U (en)
JPS62189659U (en)
JPS6125038U (en) AC undervoltage detection circuit
JPS6363090U (en)
JPS63111044U (en)
JPS6344167U (en)
JPH0380505U (en)
JPS6213029U (en)
JPS63181967U (en)
JPH03117941U (en)
JPS59159044U (en) proximity switch
JPS5825102U (en) pulse detection circuit
JPS61158858U (en)
JPH0438153U (en)