JPS63130933U - - Google Patents
Info
- Publication number
- JPS63130933U JPS63130933U JP2049787U JP2049787U JPS63130933U JP S63130933 U JPS63130933 U JP S63130933U JP 2049787 U JP2049787 U JP 2049787U JP 2049787 U JP2049787 U JP 2049787U JP S63130933 U JPS63130933 U JP S63130933U
- Authority
- JP
- Japan
- Prior art keywords
- count
- output
- counts
- counter
- preset data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Description
第１図は本考案の一実施例を示す回路ブロツク
図、第２図は同要部回路図をそれぞれ示す。
６…アツプダウンカウンタ、７…データ比較回
路、ＵＳＷ…アツプスイツチ、ＤＳＷ…ダウンス
イツチ、５…第１カウンタ、４…プリセツタブル
カウンタ。
FIG. 1 is a circuit block diagram showing an embodiment of the present invention, and FIG. 2 is a circuit diagram of the main parts thereof. 6... Up-down counter, 7... Data comparison circuit, USW... Up switch, DSW... Down switch, 5... First counter, 4... Presettable counter.
Claims (1)
セツトデータを発生するプリセツトデータ発生回
路と、 所定周期で発生する基準信号によりプリセツト
データをプリセツトしクロツク信号を計数してカ
ウントアツプ出力を発するプリセツタブルカウン
タと、 該カウントアツプ出力を受けて前記クロツク信
号を計数するカウンターと、 操作出力に応じて前記クロツクパルスをカウン
トアツプ又はカウントダウンするアツプダウンカ
ウンタと、 前記カウンタと前記アツプダウンカウンタの計
数値が一致したとき一致出力を発するデータ比較
回路とを、 それぞれ配して成るトラツキング制御回路。[Claim for Utility Model Registration] A preset data generation circuit that generates different preset data depending on the recording mode and playback mode, and a reference signal that is generated at a predetermined period to preset the preset data and count the clock signals. a presettable counter that generates a count-up output; a counter that receives the count-up output and counts the clock signal; an up-down counter that counts up or counts down the clock pulse according to the operation output; A tracking control circuit consisting of a data comparison circuit that outputs a match output when the count values of down counters match.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2049787U JPS63130933U (en) | 1987-02-13 | 1987-02-13 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2049787U JPS63130933U (en) | 1987-02-13 | 1987-02-13 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63130933U true JPS63130933U (en) | 1988-08-26 |
Family
ID=30816065
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2049787U Pending JPS63130933U (en) | 1987-02-13 | 1987-02-13 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63130933U (en) |
-
1987
- 1987-02-13 JP JP2049787U patent/JPS63130933U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63130933U (en) | ||
| JPS6236482U (en) | ||
| JPS60102690U (en) | Radiation measuring instrument noise prevention circuit | |
| JPS6431588U (en) | ||
| JPH01138224U (en) | ||
| JPH0210735U (en) | ||
| JPS61158894U (en) | ||
| JPS6251296U (en) | ||
| JPH01121135U (en) | ||
| JPH0344376U (en) | ||
| JPS58151931U (en) | magnetic recording and playback device | |
| JPS60170834U (en) | Reset circuit for microcomputer | |
| JPS5960794U (en) | Counter reset circuit | |
| JPH01136489U (en) | ||
| JPS6245789U (en) | ||
| JPS61111087U (en) | ||
| JPS58132888U (en) | Timing circuit alarm test device | |
| JPS6431408U (en) | ||
| JPS61101846U (en) | ||
| JPS59175192U (en) | Clock with 24 hour indicator mechanism | |
| JPS6222730U (en) | ||
| JPS6132995U (en) | alarm clock | |
| JPS6386646U (en) | ||
| JPS6193031U (en) | ||
| JPS642110U (en) |