JPS624753B2 - - Google Patents
Info
- Publication number
- JPS624753B2 JPS624753B2 JP54063889A JP6388979A JPS624753B2 JP S624753 B2 JPS624753 B2 JP S624753B2 JP 54063889 A JP54063889 A JP 54063889A JP 6388979 A JP6388979 A JP 6388979A JP S624753 B2 JPS624753 B2 JP S624753B2
- Authority
- JP
- Japan
- Prior art keywords
- processor
- input medium
- reading
- section
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000003287 optical effect Effects 0.000 claims description 8
- 238000000034 method Methods 0.000 claims description 3
- 238000001514 detection method Methods 0.000 claims description 2
- 230000002159 abnormal effect Effects 0.000 description 4
- 230000001960 triggered effect Effects 0.000 description 3
- 230000005856 abnormality Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Microcomputers (AREA)
Description
【発明の詳細な説明】
本発明は、入力媒体の読取り面の状態を光学的
に読取り、得られた状態信号をプロセツサ（一般
にマイクロプロセツサ）で処理して読取り情報を
作成する形式の光学的読取装置に関する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an optical system that optically reads the state of a reading surface of an input medium and processes the obtained state signal with a processor (generally a microprocessor) to create read information. Regarding a reading device.
一般に、光学読取装置では、入力媒体の読取り
面の傾きや読取り文字の変形さらには読取り面と
読取部等の摩擦による静電気放電ノイズなどによ
る異常状態が発生し易い。前記の如きマイクロプ
ロセツサ制御の光学的読取装置においては、これ
らの異常状態に対して適切な処理を行なうように
マイクロプロセツサ制御プログラムを設計しなけ
ればならないが、静電放電ノイズ等の信号系の一
時的異常に対しては充分に対処できないのが実状
である。かかる異常状態においては、制御プログ
ラムの暴走が起つたり無限ループができるなど、
制御プログラムによる処理そのものが異常とな
り、正常な状態に復旧できなくなつてしまう。 Generally, in optical reading devices, abnormal conditions are likely to occur due to the inclination of the reading surface of the input medium, deformation of the read characters, and electrostatic discharge noise due to friction between the reading surface and the reading section. In the microprocessor-controlled optical reading device described above, the microprocessor control program must be designed to perform appropriate processing in response to these abnormal conditions, but the signal system such as electrostatic discharge noise The reality is that it is not possible to adequately deal with temporary abnormalities. In such an abnormal state, the control program may run out of control, create an infinite loop, etc.
The processing by the control program itself becomes abnormal, and it becomes impossible to restore the normal state.
したがつて本発明の目的は、叙上の如き不都合
を解消した光学的読取装置を提供することにあ
る。 SUMMARY OF THE INVENTION Therefore, an object of the present invention is to provide an optical reading device that eliminates the above-mentioned disadvantages.
上記目的を達成するために本発明にあつては、
光学的読取装置の読取部に入力媒体が存在するか
否かを検出し、入力媒体が無い場合にプロセツサ
部を初期状態に復旧させるプロセツサ制御部を設
ける。 In order to achieve the above object, the present invention includes:
A processor control section is provided which detects whether or not an input medium is present in a reading section of an optical reading device and restores a processor section to an initial state when there is no input medium.
以下、添付図面によつて本発明を具体的に説明
する。 Hereinafter, the present invention will be specifically explained with reference to the accompanying drawings.
第１図は本発明の一実施例の簡略ブロツク図で
ある。１は入力媒体４の読取り面の状態を光学的
に読取る読取部で、本実施例では読取り面に光を
照射する発光素子２と読取り面からの反射光を受
光するフオトトランジスタ３とから概ね構成され
ている。６はプロセツサ部であり、本例ではマイ
クロプロセツサである。このプロセツサ部６は読
取部１から出力される読取り面の状態信号Ｄを制
御プログラムにしたがつて処理し、読取り情報を
得てそれを上位処理装置９に送る。７は本発明に
よつて導入されたプロセツサ制御回路であり、状
態信号Ｄを監視して入力媒体４の有無を検出し、
入力媒体が無い時に信号Ｒによつてプロセツサ部
６にリセツトをかけて初期状態に復旧させる。本
例では、再トリガ可能の半安定マルチバイブレー
タによつてプロセツサ制御回路７を構成してい
る。 FIG. 1 is a simplified block diagram of one embodiment of the invention. Reference numeral 1 denotes a reading section that optically reads the state of the reading surface of the input medium 4, and in this embodiment, it is generally composed of a light emitting element 2 that irradiates light to the reading surface and a phototransistor 3 that receives reflected light from the reading surface. has been done. 6 is a processor section, which in this example is a microprocessor. This processor section 6 processes the read surface status signal D output from the reading section 1 according to a control program, obtains read information, and sends it to the host processing device 9. 7 is a processor control circuit introduced according to the present invention, which monitors the status signal D to detect the presence or absence of the input medium 4;
When there is no input medium, the processor section 6 is reset by the signal R to restore it to its initial state. In this example, the processor control circuit 7 is constituted by a retriggerable semistable multivibrator.
第２図に上記信号Ｄ，Ｒのタイムチヤートを示
し、本実施例の動作を説明する。 FIG. 2 shows a time chart of the signals D and R, and the operation of this embodiment will be explained.
入力媒体４の読取りを開始すると、状態信号Ｄ
は図示のように読取り面の状態（明暗）に応じて
論理レベルが変化する。プロセツサ制御部７の単
安定マルチバイブレータは状態信号Ｄの最初の立
上り(A)で最初にトリガされ、それ以降も繰り返し
トリガされるので信号Ｒは低レベル状態に保持さ
れる。入力媒体４が読取り位置を通過してしまう
とフオトトランジスタ３に反射光が入射しなくな
り、状態信号Ｄが低レベルに固定する。プロセツ
サ制御回路７の再トリガ可能単安定マルチバイブ
レータは、状態信号Ｄの最後の立下り(B)以降はト
リガされないため、一定の時間Ｔ経過後に出力信
号Ｒを立上げ、プロセツサ部６にリセツトをかけ
制御プログラムを初期状態に復旧させる。 When reading the input medium 4 starts, the status signal D
As shown in the figure, the logic level changes depending on the state (brightness or darkness) of the reading surface. The monostable multivibrator of the processor control section 7 is first triggered at the first rising edge (A) of the state signal D, and is repeatedly triggered thereafter, so that the signal R is held at a low level state. Once the input medium 4 has passed the reading position, reflected light no longer enters the phototransistor 3, and the status signal D is fixed at a low level. Since the retriggerable monostable multivibrator of the processor control circuit 7 is not triggered after the last falling edge (B) of the state signal D, the output signal R is raised after a certain period of time T has elapsed, and the processor section 6 is reset. The control program is restored to its initial state.
つまり本実施例では、入力媒体が無くなると状
態信号Ｄのレベルが固定することに着目し、プロ
セツサ制御回路７で状態信号Ｄの変化を監視し、
所定の時間（前記のＴ）以上変化が無い時に入力
媒体が無くなつたと判断し、プロセツサ部６にリ
セツトをかける。勿論、入力媒体の有無を検出す
るために別に読取部１と同様の光学的検出手段を
設け、この手段からの信号に基づいてプロセツサ
部６を制御するようにプロセツサ制御回路７を構
成してもよい。 In other words, in this embodiment, attention is paid to the fact that the level of the status signal D is fixed when the input medium runs out, and the processor control circuit 7 monitors changes in the status signal D.
When there is no change for a predetermined time (T) or more, it is determined that the input medium is gone, and the processor section 6 is reset. Of course, it is also possible to separately provide an optical detection means similar to the reading section 1 to detect the presence or absence of an input medium, and configure the processor control circuit 7 to control the processor section 6 based on the signal from this means. good.
本発明は以上に述べた如くであり、入力媒体が
無くなる度にプロセツサ部がリセツトするため、
信号系の一時的異常等による制御プログラムの暴
走等を実質的に防止でき、またその結果として制
御プログラムの作成および保守が容易になる等の
効果が得られる。 The present invention is as described above, and since the processor section is reset every time there is no input medium,
It is possible to substantially prevent a control program from running out of control due to a temporary abnormality in a signal system, etc., and as a result, it is possible to obtain effects such as ease of creation and maintenance of a control program.
第１図は本発明の一実施例を示す概略ブロツク
図、第２図は同実施例の動作を説明するためのタ
イムチヤートである。
１……読取部、２……発光素子、３……フオト
トランジスタ、６……プロセツサ部、７……プロ
セツサ制御回路、Ｄ……状態信号、Ｒ……プロセ
ツサ、リセツト信号。
FIG. 1 is a schematic block diagram showing an embodiment of the present invention, and FIG. 2 is a time chart for explaining the operation of the embodiment. DESCRIPTION OF SYMBOLS 1... Reading section, 2... Light emitting element, 3... Photo transistor, 6... Processor section, 7... Processor control circuit, D... Status signal, R... Processor, reset signal.
Claims (1)
取り面の状態に応じた状態信号を出力する読取り
部と、前記状態信号を処理して読取り情報を得る
プロセツサ部とを具備する光学的読取装置におい
て、前記状態信号に基づいて前記入力媒体の有無
を検出し、当該入力媒体の無い場合に当該検出信
号を前記プロセツサ部のリセツト信号入力部に与
え、当該プロセツサ部を初期状態に復旧させるプ
ロセツサ制御部を有することを特徴とする光学的
読取装置。1. In an optical reading device comprising a reading section that optically reads the reading surface of an input medium and outputs a status signal according to the state of the reading surface, and a processor section that processes the status signal to obtain read information. , a processor control unit that detects the presence or absence of the input medium based on the status signal, and when the input medium is absent, applies the detection signal to a reset signal input unit of the processor unit to restore the processor unit to the initial state. An optical reading device comprising:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6388979A JPS55157070A (en) | 1979-05-25 | 1979-05-25 | Optical reader |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6388979A JPS55157070A (en) | 1979-05-25 | 1979-05-25 | Optical reader |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55157070A JPS55157070A (en) | 1980-12-06 |
| JPS624753B2 true JPS624753B2 (en) | 1987-01-31 |
Family
ID=13242303
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6388979A Granted JPS55157070A (en) | 1979-05-25 | 1979-05-25 | Optical reader |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55157070A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9005355B2 (en) | 2010-10-15 | 2015-04-14 | Bunge Amorphic Solutions Llc | Coating compositions with anticorrosion properties |
| US9023145B2 (en) | 2008-02-12 | 2015-05-05 | Bunge Amorphic Solutions Llc | Aluminum phosphate or polyphosphate compositions |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS53130933A (en) * | 1978-04-27 | 1978-11-15 | Nippon Denso Co Ltd | Code reader |
-
1979
- 1979-05-25 JP JP6388979A patent/JPS55157070A/en active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS53130933A (en) * | 1978-04-27 | 1978-11-15 | Nippon Denso Co Ltd | Code reader |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9023145B2 (en) | 2008-02-12 | 2015-05-05 | Bunge Amorphic Solutions Llc | Aluminum phosphate or polyphosphate compositions |
| US9005355B2 (en) | 2010-10-15 | 2015-04-14 | Bunge Amorphic Solutions Llc | Coating compositions with anticorrosion properties |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS55157070A (en) | 1980-12-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS624753B2 (en) | ||
| EP1672496A2 (en) | Context save method, information processor and interrupt generator | |
| KR890007132A (en) | An image forming apparatus having means for outputting maintenance information | |
| KR820001109B1 (en) | Optical sense arrangement | |
| US7111157B1 (en) | Spurious input detection for firmware | |
| JPH0778703B2 (en) | Battery support system in case of power failure | |
| JP2650373B2 (en) | Service processor damage processing method | |
| JPS622699Y2 (en) | ||
| JPS63221416A (en) | Reset control device for equipment | |
| JPS6155078A (en) | Earthquake control operating device for elevator | |
| JPH02129744A (en) | Data transfer equipment | |
| JPH0433138A (en) | Cpu runaway monitoring system | |
| JPH0533227U (en) | Blackout processor | |
| JPS5970145A (en) | Device power source energizing system | |
| JPS6114541B2 (en) | ||
| JPS63279337A (en) | Stall monitor system for information processing system | |
| JPH05314635A (en) | Malfunction preventing device for storage reproducing device | |
| JPH03204739A (en) | Microcomputer | |
| JPH044588B2 (en) | ||
| JPH0421038A (en) | Automatic fault analysis/control system | |
| JPH0773073A (en) | Watch dog timer circuit | |
| JPH04256055A (en) | Valid data holding display system | |
| JPH0727412B2 (en) | Copier control device | |
| JPH07280879A (en) | Object detector and method for deciding deterioration of light receiving element | |
| JPS63138438A (en) | Memory dump system |