JPS6232685A - Manufacture of printed wiring board - Google Patents

Manufacture of printed wiring board

Info

Publication number
JPS6232685A
JPS6232685A JP17114885A JP17114885A JPS6232685A JP S6232685 A JPS6232685 A JP S6232685A JP 17114885 A JP17114885 A JP 17114885A JP 17114885 A JP17114885 A JP 17114885A JP S6232685 A JPS6232685 A JP S6232685A
Authority
JP
Japan
Prior art keywords
plating
tin
nickel
substrate
printed wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17114885A
Other languages
Japanese (ja)
Inventor
小西 陽夫
福岡 万博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
KOSAKU KK
Original Assignee
KOSAKU KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by KOSAKU KK filed Critical KOSAKU KK
Priority to JP17114885A priority Critical patent/JPS6232685A/en
Publication of JPS6232685A publication Critical patent/JPS6232685A/en
Pending legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明は電子部品等の製造のだめのプリント配線板の改
良、とくに改良されたアディティブプロセスに関する。
DETAILED DESCRIPTION OF THE INVENTION (Industrial Application Field) The present invention relates to improvements in printed wiring boards for manufacturing electronic components and the like, and particularly to an improved additive process.

(従来の技術) 従来のプリント配線板は、例えば嗣張り積層板に穴をあ
けた後に、無電解鋼めっき処理、っソいて一次電解鋼め
っき処理を行ない、っソいて非パターン形成部に7オー
トレジスト膜を形成させた後、さらにフォートレジスト
膜部以外の部分、即ちパターン形成部に二次銅めっき層
、はんだめっき層を順次もうけたる後、フォートレジス
ト膜をはがし、ついでエツチングを行なって、パターン
非形成部の残っている銅をはくシしている。この方法は
工程が複雑でコスト高・になるという欠点がある。この
方法を改良した方法にアディティブプロセスがある。こ
の方法は例えば紙に7エノールをコートした、或はガラ
スとエポキシとよシなる基板に穴をあけ、基板全表面を
、粗化する等の方法で、基板の密着性を高めた後に、パ
ターン非形成部をマスキングし、マスキングをしていな
いパターン形成部に化学銅めっきをする方法であシ、基
板の価格が低置で、工程も簡単であるとの特徴を有して
いる。
(Prior art) In conventional printed wiring boards, for example, after drilling holes in a covered laminate, electroless steel plating treatment, or primary electrolytic steel plating treatment, is performed, and then 7 After forming the autoresist film, a secondary copper plating layer and a solder plating layer are sequentially formed on the portion other than the fortresist film portion, that is, the pattern forming portion, and then the fortresist film is peeled off, and then etching is performed. The remaining copper in the non-patterned area is removed. This method has the disadvantage that the process is complicated and the cost is high. An additive process is an improved version of this method. This method involves increasing the adhesion of the substrate by, for example, making holes in a substrate made of paper coated with 7 enol or glass and epoxy, and roughening the entire surface of the substrate. This method involves masking the non-forming areas and applying chemical copper plating to the unmasked pattern forming areas, and is characterized by the low cost of the substrate and simple process.

(発明が解決しようとする問題点) 然しなから、基板は更に部品をと9つけ等のためはんだ
付を行なうが、この際、化学銅めっき膜は高温にさらさ
れることになる。アディティブプロセスによシ製造され
た基板は化学銅めっき膜の形成をアルカリ性高温溶液中
で行なうので膜中に水が浸透しておシ、前記の如くはん
だ付等のために、基板に浸透した水が排除される現象を
示す。この場合化学銅めっき膜はもろいため、プローホ
ールが起)易<、又ピール(PegL )値が低いため
鋼めっき膜がはがれ易いという欠点を有している。
(Problems to be Solved by the Invention) However, when the board is soldered to further attach components, the chemical copper plating film is exposed to high temperatures. For boards manufactured by the additive process, the chemical copper plating film is formed in an alkaline high-temperature solution, so water penetrates into the film. This shows the phenomenon in which In this case, since the chemical copper plating film is brittle, the steel plating film has the disadvantage that it is easy to cause blowholes, and the steel plating film is easy to peel off because the peel (PegL) value is low.

(問題点を解決するための手段) 本発明者らは、前記アディティブプロセスの有する欠点
を除いたプロセスを開発する目的で種々研究の結果、ア
ディティブプロセスにおいて、鋼化学めっき層の厚さを
できうる限シ薄くし、さらに該鋼化学めっき層の上にス
ズ−ニッケル電解めっき膜をもうけることによシ前記目
的を達しうろことを確認して本発明を完成した。
(Means for Solving the Problems) As a result of various studies for the purpose of developing a process that eliminates the drawbacks of the additive process, the present inventors have found that it is possible to increase the thickness of the steel chemical plating layer in the additive process. The present invention was completed after confirming that the above object could be achieved by making the steel as thin as possible and further forming a tin-nickel electrolytic plating film on the steel chemical plating layer.

すなわち、本発明は接着剤付基板に穴をあけ、該基板の
非パターン形成部分をマスキングしたる後、該基板に化
学銅めっきを行なうプリント配線基板のアディティブプ
ロセスにおいて、さらに該基板をスズ−ニッケル電解め
っき処理をして、前記化学銅めっき部分上に、スズ−ニ
ッケル合金皮膜を形成させる工程をふくませることを特
徴とするパターン形成部分表面が、電着スズ−ニッケル
合金であるプリント配線基板の製造法に関する。
That is, the present invention involves drilling holes in an adhesive-coated substrate, masking the non-patterned portions of the substrate, and then applying chemical copper plating to the substrate, in which the substrate is further coated with tin-nickel. A printed wiring board in which the surface of the pattern forming part is an electrodeposited tin-nickel alloy, comprising the step of electroplating to form a tin-nickel alloy film on the chemical copper plating part. Regarding manufacturing methods.

なお本発明における鋼化学めっきは従来のアディティブ
プロセス中の方法で行なえばよいが、つソいてスズ−ニ
ッケル皮膜をその上に形成させるので、鋼化学めっき膜
はせいぜい0.3 ミクロン〜0.5ミクロン程度でよ
い。
The chemical plating of steel in the present invention may be carried out using a conventional additive process, but since a tin-nickel film is formed thereon by coating, the chemical plating film on steel has a thickness of at most 0.3 to 0.5 microns. A micron size is sufficient.

鋼化学めり電膜上にスズ−ニッケル皮膜を形成させるに
は例えば電解液として塩化スズ、硫酸スズ等のスズ化合
物と、塩化ニッケル、硫酸ニッケル等のニッケル化合物
を溶解したものを用い、基板を陰極上して電解する。
To form a tin-nickel film on a steel chemical dielectric film, for example, an electrolytic solution containing a tin compound such as tin chloride or tin sulfate and a nickel compound such as nickel chloride or nickel sulfate is used, and the substrate is heated. Electrolyze on the cathode.

次に好ましい本発明方法に用いられるめっき浴組成分の
各成分および含有量についてのべる。
Next, each component and content of the plating bath composition used in the preferred method of the present invention will be described.

スズ化合物、ニッケル化合物はそれぞれ金属スズ、金属
ニッケルとして液中濃度が1s、o f/l〜22.0
 ?/l 、 15 f/l 〜10 f/lであるこ
とが必要200 f/を含有させる必要がある。さらに
錯化剤として1.1第2リン酸エステル30〜551μ
;酒石酸、クエン酸等の有機酸soiμ〜?0 f/l
 ニゲリコール酸30 f/l〜40tμの1種以上を
共存させるとよい。又錯化剤としては上記のもののナト
リウム塩、カリウム塩等も用いられる。又めつき液の表
面張力を低下させて、めっき液が被めっき物に付着して
めつき槽外に排出されないよう、めっき液に少量の界面
活性剤、例えばフルオロベンゼンスルホン酸ナトIJ 
ウA ヲ0.005t/L〜0.01 f/を程混合す
るとよい。
The tin compound and nickel compound have a liquid concentration of 1 s, o f/l ~ 22.0 as metallic tin and metallic nickel, respectively.
? /l, 15 f/l to 10 f/l and 200 f/l need to be contained. Furthermore, as a complexing agent, 1.1 secondary phosphate ester 30-551μ
;Organic acids such as tartaric acid and citric acid soiμ? 0 f/l
It is preferable to coexist one or more types of nigericolic acid from 30 f/l to 40 tμ. As complexing agents, sodium salts, potassium salts, etc. of the above compounds can also be used. In addition, a small amount of surfactant, such as sodium fluorobenzenesulfonate IJ, is added to the plating solution to reduce the surface tension of the plating solution and prevent the plating solution from adhering to the object to be plated and being discharged outside the plating tank.
A It is preferable to mix 0.005 t/L to 0.01 f/.

めっき条件は公知の条件でよいが、とくに好ましいのは
浴温30℃〜60℃であり、又陽極として炭素又は7エ
ライト電極を用い、電流密度は0.5 A7’cM〜2
 A/(−の範囲が好ましい。
The plating conditions may be any known conditions, but a bath temperature of 30°C to 60°C is particularly preferred, a carbon or 7-elite electrode is used as the anode, and the current density is 0.5 A7'cM to 2.
The range of A/(- is preferable.

(作用) 前述のように化学めっきによシ、プリント基板上にもう
けられた銅皮膜はもろく、ビール値が低いが、化学銅め
っきの厚さを薄くし、その代シに、その上にスズ−ニッ
ケル被覆をもうけることによυ、上記の欠点は解消され
る。
(Function) As mentioned above, the copper film formed on the printed circuit board by chemical plating is brittle and has a low beer value. -By providing a nickel coating, the above-mentioned drawbacks are eliminated.

(効果) 銅めっきよυもはんだ付性がよい。又、耐食性が鋼めつ
きに比してすぐれている。又、端子部分は金めつきを行
なうが、銅めつきはさらに金めつきのための下地として
の処理が必要となるが、本発明方法は下地のための処理
を必要としない。
(Effect) Copper plating and υ also have good solderability. Furthermore, it has superior corrosion resistance compared to steel plating. Further, although the terminal portion is gold plated, copper plating requires further treatment as a base for gold plating, but the method of the present invention does not require any treatment for the base.

以上の如く本発明によシアデイテイププロセスの有する
欠点は補はれる。
As described above, the disadvantages of the shear day tape process are compensated for by the present invention.

(実施例) 以下、本発明の実施例を示すが、本発明はこれに限定さ
れるものでない。
(Example) Examples of the present invention will be shown below, but the present invention is not limited thereto.

実施例1 長さ330ミリ、巾450ミリで厚さ2ミリの積層フェ
ノール基板で端子部分のある接着剖付基板にまず直径0
.8 ミIJの穴を一様にあけ、公知の前処理を行ない
、ついで非パターン形成部分にめっきレジストをもうけ
てマスキングを行ない、このマスキングを行なった基板
をpH12,5、温度90℃で硫酸鋼0.03モル、B
DTA O,12モル、ホルマリン0.3モルの組成を
有する液に10分間浸漬して厚さ0.5μの化学銅膜を
形成させた。
Example 1 A laminated phenol board with a length of 330 mm, a width of 450 mm, and a thickness of 2 mm was first glued to a bonded and disassembled board with a terminal portion.
.. 8 IJ holes are uniformly drilled, a known pretreatment is performed, and then a plating resist is formed on the non-patterned areas for masking.The masked substrate is coated with sulfuric acid steel at a pH of 12.5 and a temperature of 90°C. 0.03 mol, B
A chemical copper film having a thickness of 0.5 μm was formed by immersing it in a solution having a composition of 12 moles of DTA O and 0.3 moles of formalin for 10 minutes.

次いで次に示すめっき浴組成物を電解浴とし、次に示す
条件でめっき処理を行った。
Next, plating was performed using the following plating bath composition as an electrolytic bath under the following conditions.

めっき浴組成物 (1)  スズ合金膜用化合物;塩化第2スズ・5水物
60 f/L (スズとして20?μ)、塩化ニッケル
ー6水物13 t/l にニッケルとして3.3 ?/
l )(2)  MH4Ct 200 tμ (3)  クエン酸ナトリウム−及びグリコール酸35
2μ めっき条件 陽極;カーボン、電流密度; 1.OA/血2 (陰極
)浴温;35℃、電解時間;10分、pH; 3.5゜
以上の結果二次鋼めつ@層の上にスズ70重量%、ニッ
ケル30重量%の厚さ4μのスズ−ニッケル合金被膜を
形成した。
Plating bath composition (1) Compound for tin alloy film: stannic chloride pentahydrate 60 f/L (20?μ as tin), nickel chloride hexahydrate 13 t/l and 3.3 μL as nickel. /
l ) (2) MH4Ct 200 tμ (3) Sodium citrate and glycolic acid 35
2μ Plating conditions Anode; carbon, current density; 1. OA/Blood 2 (Cathode) Bath temperature: 35°C, electrolysis time: 10 minutes, pH: 3.5° or more Results: Secondary steel layer with a thickness of 70% tin and 30% nickel by weight A 4μ tin-nickel alloy coating was formed.

以后端子部分の金めつき等の公知の処理を行って、本発
明のプリント配線基板の製造をした。
Thereafter, known treatments such as gold plating on the terminal portions were performed to produce the printed wiring board of the present invention.

実施例2 電解浴用の浴組成物、およびめっき条件を次の如くにし
た以外はすべて実施例1と全く同様に処理をした。
Example 2 The treatment was carried out in the same manner as in Example 1 except that the bath composition for the electrolytic bath and the plating conditions were changed as follows.

めっき浴組成物 (1)  スズ合金膜用化合物;塩化第1スズ・2水物
40μ(スズとして21 y/l ) 、塩化ニッケル
・6水物30fμにニッケルとして7?β)(2)  
NH40L150 t/1 (3)  グリコール酸402μ、酒石酸702μめっ
き条件 陽極;カーボン、陰極電流密度: 1.OAdds”、
浴Q : 35℃、電解時間;5分、pH: 3.5゜
以上の結果二次鋼めっき層の上にスズ68X、ニッケル
32Nの重量にである厚さ2μのスズ−ニッケル合金被
膜を形成した。
Plating bath composition (1) Compound for tin alloy film: 40μ of stannous chloride dihydrate (21 y/l as tin), 30fμ of nickel chloride hexahydrate and 7? β) (2)
NH40L150 t/1 (3) Glycolic acid 402μ, tartaric acid 702μ Plating conditions Anode: Carbon, cathode current density: 1. OAdds”,
Bath Q: 35°C, electrolysis time: 5 minutes, pH: 3.5° or more. As a result, a tin-nickel alloy film with a thickness of 2μ, which is equivalent to the weight of tin 68X and nickel 32N, was formed on the secondary steel plating layer. did.

以上の実施例1,2によシ得られた本発明のアディティ
ブプロセスによるプリント配線基板−は、スズ−ニッケ
ル層のない銅のみの配線基板に比し、前述せるすぐれた
特徴のあることが実証された。
It has been demonstrated that the printed wiring board produced by the additive process of the present invention obtained in Examples 1 and 2 above has the above-mentioned superior characteristics compared to a wiring board made only of copper without a tin-nickel layer. It was done.

Claims (1)

【特許請求の範囲】[Claims]  接着剤付基板に穴をあけ、該基板の非パターン形成部
分をマスキングしたる後、該基板に化学銅めつきを行な
うプリント配線基板のアデイティブプロセスにおいて、
さらに該基板をスズ−ニッケル電解めつき処理をして、
前記化学銅めつき部分上に、スズ−ニッケル合金皮膜を
形成させる工程をふくませることを特徴とするパターン
形成部分表面が、電着スズ−ニッケル合金であるプリン
ト配線基板の製造法。
In an additive process for printed wiring boards, which involves drilling holes in an adhesive-coated substrate and masking non-patterned parts of the substrate, chemical copper plating is applied to the substrate.
Furthermore, the substrate is subjected to tin-nickel electrolytic plating treatment,
A method for manufacturing a printed wiring board in which the surface of the pattern forming part is an electrodeposited tin-nickel alloy, the method comprising the step of forming a tin-nickel alloy film on the chemical copper plating part.
JP17114885A 1985-08-05 1985-08-05 Manufacture of printed wiring board Pending JPS6232685A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17114885A JPS6232685A (en) 1985-08-05 1985-08-05 Manufacture of printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17114885A JPS6232685A (en) 1985-08-05 1985-08-05 Manufacture of printed wiring board

Publications (1)

Publication Number Publication Date
JPS6232685A true JPS6232685A (en) 1987-02-12

Family

ID=15917876

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17114885A Pending JPS6232685A (en) 1985-08-05 1985-08-05 Manufacture of printed wiring board

Country Status (1)

Country Link
JP (1) JPS6232685A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006051514A (en) * 2004-08-10 2006-02-23 Shinshu Univ Method for forming coating film of brazing material on copper member, and method for joining brazing sheet and copper member

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4961665A (en) * 1972-10-18 1974-06-14

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4961665A (en) * 1972-10-18 1974-06-14

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006051514A (en) * 2004-08-10 2006-02-23 Shinshu Univ Method for forming coating film of brazing material on copper member, and method for joining brazing sheet and copper member

Similar Documents

Publication Publication Date Title
US5235139A (en) Method for fabricating printed circuits
US4049481A (en) Surface treatment method of copperfoil
US4997516A (en) Method for improving adherence of copper foil to resinous substrates
JP3314966B2 (en) Complexing agent for displacement tin plating
KR900000865B1 (en) Copper-chromium-polyimide composite and its manufaturiring process
US6015482A (en) Printed circuit manufacturing process using tin-nickel plating
JPH108262A (en) Method for reinforcing solderability on surface
JPH0224037B2 (en)
US4144118A (en) Method of providing printed circuits
TW583349B (en) Method for enhancing the solderability of a surface
JP4027642B2 (en) Nickel-based surface treatment film with excellent heat-resistant adhesion to resin
US4976808A (en) Process for removing a polyimide resin by dissolution
JPS6232685A (en) Manufacture of printed wiring board
US4968398A (en) Process for the electrolytic removal of polyimide resins
JPH0590737A (en) Manufacture of copper polyimide board
JP3388298B2 (en) Etching solution for pretreatment in plating on glass surface, plating method and method for manufacturing glass substrate
US4520052A (en) Method for electroless copper-plating and a bath for carrying out the method
US20040202958A1 (en) Plating-pretreatment solution and plating-pretreatment method
JPH03138392A (en) Electroplating of electrically activated polymer
JPH06316768A (en) Electroless plating method for fluorine containing polyimide resin
JPS63149393A (en) Invar foil
JPH02138484A (en) High phosphorus-content nickel plating method
JPS62142389A (en) Copper foil for printed circuit and manufacture of the same
JPS63222497A (en) Manufacture of printed wiring board by applying double-layer nickel-tin alloy plating to through-hole
JPS624396A (en) Manufacture of printed wiring board by tin alloy through hole plating