JPS62217821A - Ac input circuit for digital relay - Google Patents
Ac input circuit for digital relayInfo
- Publication number
- JPS62217821A JPS62217821A JP61059208A JP5920886A JPS62217821A JP S62217821 A JPS62217821 A JP S62217821A JP 61059208 A JP61059208 A JP 61059208A JP 5920886 A JP5920886 A JP 5920886A JP S62217821 A JPS62217821 A JP S62217821A
- Authority
- JP
- Japan
- Prior art keywords
- output
- circuit
- input
- input transformer
- transformer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 5
- 238000006243 chemical reaction Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000005611 electricity Effects 0.000 description 1
- 235000012149 noodles Nutrition 0.000 description 1
Landscapes
- Emergency Protection Circuit Devices (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明はデジタル形電力用保護リレーに係り。[Detailed description of the invention] [Industrial application field] The present invention relates to a digital power protection relay.
特に、電力系統からリレーに電気量を取り込む入力変成
器のハード誤差を自動的に補正するのに好適なデジタル
リレーの交流入力回路に関する。In particular, the present invention relates to an AC input circuit for a digital relay that is suitable for automatically correcting hardware errors in an input transformer that takes electricity from a power system into a relay.
従来の装置は１日立評論１９７９年ＶＯＬ６１−扁１１
．デジタル形保独継電装置の図１に記載のように、補助
変成器Ａｕｒ、ＰＣＴ（入力変成器）の出力にフィルタ
が直結され、フィルタ部のゲイ７を調整して、補助変成
器の・・−ド誤差を補正するようになっていた。しかし
、補助変成器とフィルタを必ず組合せて調整しなければ
ならないため２補助に成器部、あるいは、フィルタ部に
変更が生じた場合、再調整をしなければならなかった。The conventional device is 1 Hitachi Review 1979 VOL61-Bian 11
．． As shown in Figure 1 of the digital protection relay device, a filter is directly connected to the output of the auxiliary transformer Aur and PCT (input transformer), and the gain 7 of the filter section is adjusted to - Corrected the -code error. However, since the auxiliary transformer and the filter must be combined and adjusted, if there is a change in the two auxiliary transformer parts or the filter part, readjustment has to be made.
上記従来技術は、補助変成器とフィルタを独立してハー
ド管理するという点について配慮がされておらず、入力
変成器で発生するノ・−ド誤差をフィルタで吸収しなけ
ればならないため、両者を必ず組合わせて管理（調整）
しなければならないという問題があった。The above conventional technology does not take into account the fact that the auxiliary transformer and the filter are managed independently by hardware, and since the node error generated in the input transformer must be absorbed by the filter, it is necessary to Always manage (adjust) in combination
There was a problem that I had to do it.
本発明の目的は、入力に成器が持っている／Ｓ−ド―差
を後続の電子回路で目動的に補正し、入力変成器と後続
の電子回路を独立で管理できるデジタルリレーの変流入
力回路を提供することにある。An object of the present invention is to provide a digital relay transformer that can manually correct the /S-domain difference that a transformer has at the input with a subsequent electronic circuit, and that can independently manage the input transformer and the subsequent electronic circuit. The object of the present invention is to provide a current input circuit.
上記目的は、入力変成器の出力電圧を基準′電圧と比較
し、その差分をフィルタの前段に設置した′ゲイン調整
用増幅器のゲイン決定部へフィートノくツクすることに
よＶ達成される。The above object is achieved by comparing the output voltage of the input transformer with a reference voltage and feeding the difference to the gain determining section of the gain adjusting amplifier installed before the filter.
具体的には、入力変成器の最大出力電圧のビーク１１α
検出時に、このピーク値をサンプルホールドし、ＡＤｆ
換したものと、デジタル化した基準値を比威し、その差
分でゲイン調整用増幅器の抵抗１直を変えることにより
達成できる。Specifically, the peak 11α of the maximum output voltage of the input transformer
At the time of detection, this peak value is sampled and held, and ADf
This can be achieved by comparing the converted value with the digitized reference value and changing the resistor of the gain adjustment amplifier based on the difference.
〔作用〕
人力変成器の最大出力のピーク値を検出し、サンプルホ
ールドしてＡＤＫ換する。ＡＤ変換したデジタル比出力
と、基準デジタル量とを比較し差分を検出する。差分に
相当する量に対応するスイッチを開きあるいぼ閉じるこ
とＧこより、ゲイン調整用増幅器のケイノ決定抵抗群を
短絡、あるいは、開放するように動作させる。それによ
って、ゲイン、調整用増幅器のゲインが制御できるため
、入力変成器にハード誤差があっても、自動的にゲイン
コントロールができる。こうして、入力ｆ取器と後続の
麺−子回路を組合わせ調整する必快はなくなる。[Operation] Detects the peak value of the maximum output of the human power transformer, samples and holds it, and converts it to ADK. The AD-converted digital ratio output is compared with a reference digital quantity to detect a difference. By opening or closing the switch corresponding to the amount corresponding to the difference, the circuit-determining resistance group of the gain adjustment amplifier is operated to short-circuit or open. As a result, the gain and the gain of the adjustment amplifier can be controlled, so even if there is a hardware error in the input transformer, the gain can be automatically controlled. In this way, it is no longer necessary to combine and adjust the input f-taker and the subsequent noodle circuit.
以下、本発明の一実施例を第１図により説明する。ｉ１
図は、デジタルリレーのうちの入力部、および、ＡＤ変
換部を示す。本実施例ではへＤｉ換器は１２ビツトを用
いた。入力変成器１を介して取り込まれた交流電気線は
所定の太き−の電圧に変換された後、増幅器２の入力抵
抗群Ｒｏ ＝Ｒｔ□の直列回路とピーク値検出回路６に
印７ＪＯ＃れる。An embodiment of the present invention will be described below with reference to FIG. i1
The figure shows an input section and an AD conversion section of the digital relay. In this embodiment, a 12-bit converter is used. After the AC electric line taken in through the input transformer 1 is converted to a predetermined thick negative voltage, a mark 7JO# is applied to the series circuit of the input resistance group Ro = Rt□ of the amplifier 2 and the peak value detection circuit 6. It will be done.
抵抗群ＲＩＧ−８１１１はＬＳＢ、ＭＳＢを考慮した重
みかつけられている。すなわち、パイナリイコードに関
連した値になっている。今、入力変成器の最大入力電流
をＩＯＡとした時、ＩＯＡを印加時の出力電圧を１０ｖ
Ｐに設計したと考える。例えば、リード誤差により１０
ｖ−Ｐが９．５ｖ Ｐしか発生しない場合、ピーク
値検出部で９．５ｖ−Ｐを検出し、サンプルホールドし
た後、人り変換する。ＡＤｆ換出力出力ジタル化され、
基準値１０ｖをデジタル化したものと比較部７で比較ば
れ、差分０．５ ｖに相当する二進数が出力される。二
進数のうち、「１」のもので対応するスイッチ駆動部・
・・＋ル１１ ＝ Ｒｌｉ を決足し、ゲイ／１３．
ｆ／Ｒｌｉコントロールすることができる。The resistor group RIG-8111 is weighted in consideration of LSB and MSB. In other words, it is a value related to a pinary code. Now, when the maximum input current of the input transformer is IOA, the output voltage when IOA is applied is 10v.
I think it was designed to P. For example, due to lead error, 10
When only 9.5vP is generated, the peak value detection section detects 9.5vP, samples and holds it, and then performs a human conversion. ADf conversion output output is digitized,
It is compared with a digital version of the reference value 10v in a comparison section 7, and a binary number corresponding to a difference of 0.5v is output. Among the binary numbers, the switch drive unit corresponding to “1”
... + Le 11 = Rli decided, gay / 13.
f/Rli can be controlled.
本実施例によれば、入力変成器のハード誤差による出力
電圧の誤差を、ゲインコントロール回路のゲイン決定抵
抗をデジタル的に選択することによって補正できるため
、安定に無調整化が実現できる。なお１本実施例では、
ゲイン補正を増幅器の入力抵抗を変えて行なったが、フ
ィードバック抵抗を変えても同じ効果があることは言う
までもない。According to this embodiment, an error in the output voltage due to a hard error in the input transformer can be corrected by digitally selecting the gain determining resistor of the gain control circuit, so that no adjustment can be stably realized. In addition, in this example,
Gain correction was performed by changing the input resistance of the amplifier, but it goes without saying that changing the feedback resistance can have the same effect.
なお１図中１は入力変成器、２はオペアンプ、３はサノ
ブルホルダー、４はＡ／Ｄ変換器、５は演算部Ｊ６はピ
ーク値検出部、７は比較部、８は基準値設定部、９はス
イッチ群制＃部、１０はフィルタである。Note that in the figure, 1 is an input transformer, 2 is an operational amplifier, 3 is a solar holder, 4 is an A/D converter, 5 is an arithmetic unit, J6 is a peak value detection unit, 7 is a comparison unit, and 8 is a reference value setting unit. , 9 is a switch group # section, and 10 is a filter.
本実施例によれば、装置組立上最初に必要となる入力変
成器ユニットを先行製作し、主としてプリント板で構成
される後続の電子回路をその後で製作するという工程が
組めるため、−ケ月程度工程が短縮できる。According to this embodiment, the process of manufacturing the input transformer unit, which is the first thing required for device assembly, can be performed in advance, and then manufacturing the subsequent electronic circuit, which is mainly composed of printed circuit boards. can be shortened.
本発明によれば、入力変成器と後続の電子回路をｍ針わ
せで調整する必要がなく１個々に管理できるので、調整
時間が削減でき、また、入力変成器と後続電子回路の鴨
作工程を別個に設定することができる。According to the present invention, there is no need to adjust the input transformer and the subsequent electronic circuit by m stitches, and they can be managed individually, so the adjustment time can be reduced, and the process of making the input transformer and the subsequent electronic circuit can be set separately.
第１図は本発明の一実施例の回路図、第２図は本発明の
ブロック回路図である。FIG. 1 is a circuit diagram of an embodiment of the present invention, and FIG. 2 is a block circuit diagram of the present invention.
Claims (1)
量に変換する入力変成器と、前記入力変成器の出力に接
続された増幅器と、フイルタと、前記フイルタの出力に
接続されたサンプルホルダと、前記サンプルホルダの出
力に接続されたＡＤ変換器と、前記ＡＤ変換器の出力に
接続された演算部とよりなるデジタルリレーにおいて、
前記入力変成器の瞬時出力をピーク値検出する回路と、
前記ピーク値検出回路の出力で前記サンプルホルダを制
御し、前記ＡＤ変換器の出力と基準値とを比較する比較
回路と、前記比較回路の出力で制御されるスイツチ群制
御部とからなり、前記スイツチ群制御部の出力に前記増
幅器のゲイン決定抵抗を接続したことを特徴とするデジ
タルリレーの交流入力回路。1. An input transformer that converts electric quantities such as current and voltage from the power system into predetermined electric quantities, an amplifier connected to the output of the input transformer, a filter, and an input transformer connected to the output of the filter. A digital relay comprising a sample holder, an AD converter connected to the output of the sample holder, and a calculation section connected to the output of the AD converter,
a circuit for detecting a peak value of the instantaneous output of the input transformer;
The sample holder is controlled by the output of the peak value detection circuit, and includes a comparison circuit that compares the output of the AD converter with a reference value, and a switch group control section that is controlled by the output of the comparison circuit, and An AC input circuit for a digital relay, characterized in that a gain determining resistor of the amplifier is connected to an output of a switch group control section.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61059208A JPS62217821A (en) | 1986-03-19 | 1986-03-19 | Ac input circuit for digital relay |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61059208A JPS62217821A (en) | 1986-03-19 | 1986-03-19 | Ac input circuit for digital relay |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS62217821A true JPS62217821A (en) | 1987-09-25 |
Family
ID=13106755
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61059208A Pending JPS62217821A (en) | 1986-03-19 | 1986-03-19 | Ac input circuit for digital relay |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62217821A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10145969A (en) * | 1996-11-12 | 1998-05-29 | Sanyo Electric Co Ltd | Power supply circuit |
| WO2015145675A1 (en) * | 2014-03-27 | 2015-10-01 | 三菱電機株式会社 | Voltage signal detection device and voltage signal adjustment method |
-
1986
- 1986-03-19 JP JP61059208A patent/JPS62217821A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10145969A (en) * | 1996-11-12 | 1998-05-29 | Sanyo Electric Co Ltd | Power supply circuit |
| WO2015145675A1 (en) * | 2014-03-27 | 2015-10-01 | 三菱電機株式会社 | Voltage signal detection device and voltage signal adjustment method |
| JPWO2015145675A1 (en) * | 2014-03-27 | 2017-04-13 | 三菱電機株式会社 | Voltage signal detection apparatus and voltage signal adjustment method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1059731B1 (en) | Digital conversion method for analog signal | |
| JPS6146186A (en) | Speed controlling method | |
| JPS62217821A (en) | Ac input circuit for digital relay | |
| US6975256B1 (en) | Adjustable gain precision full wave rectifier with reduced error | |
| JPH1151977A (en) | Inverter circuit | |
| US5483295A (en) | Adaptive clamping circuit for video signal receiving device | |
| JP2522395B2 (en) | Video signal clamp circuit | |
| US11791704B2 (en) | Control method of switching circuit, control circuit of switching circuit, and switching circuit | |
| JPH0622331B2 (en) | DA converter | |
| JPS59181719A (en) | Offset compensating circuit | |
| CN212675024U (en) | Voltage current sampling device for coal mine line | |
| JPH0526372B2 (en) | ||
| JPH0323778A (en) | Video signal clamp circuit | |
| JP2725329B2 (en) | Current-voltage conversion circuit | |
| JPS6339921B2 (en) | ||
| JP3807863B2 (en) | A / D converter | |
| JPH0526909A (en) | Automatic regulating circuit for offset | |
| JPS58148515A (en) | Encoder and decoder | |
| JPS62122465A (en) | Clamp circuit | |
| JP3613601B2 (en) | Electric power steering device | |
| JPH0246113Y2 (en) | ||
| EP1081861A2 (en) | Gain calibration system and method for creating matched A/D converters | |
| JP2953723B2 (en) | A / D conversion circuit | |
| JPS5933199Y2 (en) | X-ray tube current automatic switching circuit | |
| JP3061917B2 (en) | Converter control device |