JPS6155626A - Liquid crystal display element - Google Patents
Liquid crystal display elementInfo
- Publication number
- JPS6155626A JPS6155626A JP17664884A JP17664884A JPS6155626A JP S6155626 A JPS6155626 A JP S6155626A JP 17664884 A JP17664884 A JP 17664884A JP 17664884 A JP17664884 A JP 17664884A JP S6155626 A JPS6155626 A JP S6155626A
- Authority
- JP
- Japan
- Prior art keywords
- film
- protective film
- wiring
- metal film
- recessed part
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Liquid Crystal (AREA)
Abstract
Description
【発明の詳細な説明】
〔発明の利用分野〕
本発明はガラス基板上に液晶駆動用rcを直接搭載した
チップオン液晶表示素子に好適な、丈夫な金B膜配線を
有する液晶表示素子に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Application of the Invention] The present invention relates to a liquid crystal display element having strong gold B film wiring suitable for a chip-on liquid crystal display element in which an RC for driving a liquid crystal is directly mounted on a glass substrate.
従来のチップオン液晶表示素子では、例えば特開昭56
−50368号公報に開示されているように、液晶表示
素子を構成するガラス基板面上に、まず金属膜配線を形
成させ、更にその上を配線保護膜で被覆して耐候性を高
めた金属膜配線に、液晶駆動用LSIを半田接続してい
た。In conventional chip-on liquid crystal display elements, for example, Japanese Patent Application Laid-Open No. 56
As disclosed in Publication No. 50368, a metal film wiring is first formed on the surface of a glass substrate constituting a liquid crystal display element, and then the metal film is further covered with a wiring protection film to improve weather resistance. A liquid crystal driving LSI was connected to the wiring by soldering.
第2図は前記のような従来の液晶表示素子の金属膜配線
を示す図で、1は金属膜配線、2は保護膜、3はガラス
基板である。FIG. 2 is a diagram showing the metal film wiring of the conventional liquid crystal display element as described above, in which 1 is the metal film wiring, 2 is a protective film, and 3 is a glass substrate.
通常、金属膜配線1は、例えば直接ガラスと接する下層
膜にはガラスとの馴染も良く、銅とも成分が相互拡散し
てよくなじむニクロムを用い、その上層に導電性の良い
銅の膜などを積層した複合膜である。しかし、銅などは
大気中、特に汚・れた大気に対しては、耐候性が余り良
くないから、この金属膜配線1を外部環境から保護する
ために、すなわち耐候性向上のために、無機質の保護膜
たとえばS i O2膜で被覆することが好ましい。Normally, the metal film wiring 1 uses nichrome, which is compatible with glass and has good compatibility with copper due to mutual diffusion of components, for the lower film that is in direct contact with the glass, and a copper film with good conductivity is used as the upper layer. It is a laminated composite membrane. However, copper and other materials do not have very good weather resistance in the atmosphere, especially in dirty air, so in order to protect this metal film wiring 1 from the external environment, that is, to improve weather resistance, inorganic It is preferable to cover with a protective film such as a SiO2 film.
しかし、第2図に示すように、ガラス基板3の面上に、
金属膜配線1、無機保護膜2を逐次積層して形成させる
場合、先に形成した金属膜配線1の縁の段差部で、保護
膜2に膜切れが生じない゛で完全に金属膜配線を被覆で
きるようにするためには、この無機保護膜2の厚さを金
属膜配線1の2倍程度の厚いものにしなければならない
。これらの膜は、通常、蒸着法によって形成させるが、
膜厚が厚いと、材料が蒸気となるような高温で飛散して
来て、比較的冷たい基体上で蒸着、固化した蒸着膜の中
には大きな応力が生じ、膜の材質には相当注意している
にもかかわらず、金属膜配線のガラス基板からの剥離や
無機質保護膜表面のクランク不良などが発生しやすいと
いう欠点があった。なお、これらの不良は成膜時だけで
なく、金属膜配線に液晶駆動用ICを半田付けする際の
温度上昇によっても、それぞれの材料の熱膨張の相違に
原因して生ずることがある。However, as shown in FIG. 2, on the surface of the glass substrate 3,
When forming the metal film wiring 1 and the inorganic protective film 2 by sequentially laminating them, the metal film wiring is completely formed without causing film breakage in the protective film 2 at the stepped portion of the edge of the previously formed metal film wiring 1. In order to cover the metal film wiring 1, the thickness of the inorganic protective film 2 must be approximately twice that of the metal film wiring 1. These films are usually formed by vapor deposition, but
If the film is thick, the material will scatter at such high temperatures that it becomes vapor, and large stress will be generated in the deposited film when it is deposited and solidified on a relatively cold substrate. Despite this, there are drawbacks such as peeling of the metal film wiring from the glass substrate and cranking defects on the surface of the inorganic protective film. Note that these defects may occur not only during film formation but also due to temperature rise during soldering of the liquid crystal driving IC to the metal film wiring due to differences in thermal expansion of the respective materials.
傘発明の目的は、上記のような問題のない、薄く丈夫な
耐候性保護膜付き金属膜配線を有する液晶表示素子を提
供することにある。An object of the invention is to provide a liquid crystal display element having a thin and durable metal film wiring with a weather-resistant protective film, which is free from the above-mentioned problems.
〔発明の概要〕
上記目的を達成するために本発明においては、ガラス基
板の金属膜配線を形成すべき個所に、あらかじめ凹部を
配設し、この凹部の中に金属膜配線を埋込んで、段差部
が生ぜず、従って、その上を被覆する保WL膜に膜切れ
が生ずる恐れがないようにした上で、比較的薄いために
、膜の中の応力が大きくならない無機質保護膜を形成さ
せることにした。[Summary of the Invention] In order to achieve the above object, in the present invention, a recess is provided in advance at the location where the metal film wiring is to be formed on the glass substrate, and the metal film wiring is embedded in the recess. Forming an inorganic protective film that does not create any step portions and therefore eliminates the risk of film breakage in the overlying WL film, and is relatively thin so that stress within the film does not increase. It was to be.
なお、ガラス基板面の所望の個所に凹部を形成させるた
めには、周知のホトリソグラフ法によれば良く、エツチ
ング液に、これも周知のフン化水素やフッ化アンモンの
水溶液を用いれば、比較的短時間(例えば1〜2μmの
深さに対し数分間程度)で容易にエツチング作業を終了
することができる。これに対し、一般に無機質保護膜を
蒸着法で形成する場合には、例えばμmあたり30分程
度必要である。In order to form a recess at a desired location on the glass substrate surface, a well-known photolithography method may be used, and if a well-known aqueous solution of hydrogen fluoride or ammonium fluoride is used as the etching solution, a comparatively The etching operation can be easily completed in a relatively short time (for example, several minutes for a depth of 1 to 2 .mu.m). On the other hand, when an inorganic protective film is generally formed by a vapor deposition method, for example, about 30 minutes are required per μm.
第1図は本発明一実施例の金運膜配線とその近傍を示し
、1aはガラス基板の凹部4の中に埋込まれた金属膜配
線で、その他の符号は第2図の場合と同様である。FIG. 1 shows the metal film wiring and its vicinity in one embodiment of the present invention, 1a is the metal film wiring embedded in the recess 4 of the glass substrate, and other symbols are the same as in FIG. 2. It is.
このような金属膜配線構造を実現するためには、例えば
下記の如くすれば良い。In order to realize such a metal film wiring structure, the following may be performed, for example.
aニガラス基板の両面にホトレジストを塗布し、金運膜
配線を形成すべき部分のホトレジストだけを露光して除
去する。(a) Coat photoresist on both sides of a glass substrate, and remove only the photoresist in the area where the metal film wiring is to be formed by exposing it to light.
b=ニガラス基板フッ酸等、ガラス基板を食刻する液に
浸し、凹部を形成させ、水洗後、ホトレジストを除去す
る。b=Niglass substrate A glass substrate is immersed in a liquid for etching, such as hydrofluoric acid, to form recesses, and after washing with water, the photoresist is removed.
Cニガラス基板に配線用全屈膜を蒸着、スパ7り法など
により形成する。このとき金泥膜の膜厚は、先にガラス
基板に形成させた凹部の深さと同じにする0本実施例で
は膜厚2μmである。A full-reflective film for wiring is formed on a C. glass substrate by vapor deposition, a spa process, or the like. At this time, the thickness of the gold mud film is 2 μm in this example, which is the same as the depth of the recess previously formed on the glass substrate.
d:ホトレジストを塗布し、凹部(金属膜配線を形成す
べき個所)を被覆する部分以外のホトレジストを除去す
る。d: Apply photoresist, and remove the photoresist except for the portions covering the recesses (locations where metal film wiring is to be formed).
e:金属膜を食刻し、更にホトレジストを除去する。e: Etching the metal film and removing the photoresist.
f : S i O,などの無機質保護膜を蒸着、スパ
ック法などにより形成する。f: An inorganic protective film such as S i O is formed by evaporation, spacing, or the like.
このようにして形成した保護膜は、厚さ1μm程度にす
れば、金属膜配線に対する耐候性被覆効果は十分にあり
、しかも配線の剥離、保護膜のクラック発生などの問題
は生じない。If the protective film thus formed has a thickness of about 1 μm, it will have a sufficient weather-resistant coating effect on the metal film wiring, and problems such as peeling of the wiring and cracking of the protective film will not occur.
以上説明したように、本発明によれば、膜厚が比較的厚
い金属膜配線を形成する際にも、保護膜の厚さを薄くす
ることができるので、膜応力を下げることが出来ると共
に、保護膜形成時間が大幅に、例えば30分程度、短縮
され、高信頼化、量産性向上の効果が得られる。As explained above, according to the present invention, even when forming a relatively thick metal film wiring, the thickness of the protective film can be made thinner, so that the film stress can be reduced, and The time required to form the protective film is significantly shortened, for example, by about 30 minutes, resulting in higher reliability and improved mass productivity.
第1図は本発明一実施例の金属膜配線とその近傍を示す
図、第2図は従来の液晶表示素子の金運膜配線を示す図
である。FIG. 1 is a diagram showing a metal film wiring according to an embodiment of the present invention and its vicinity, and FIG. 2 is a diagram showing a metal film wiring of a conventional liquid crystal display element.
Claims (1)
た液晶表示素子において、ガラス基板の金属膜配線を形
成すべき個所に予め凹部を配設し、この凹部に金属膜配
線を埋込み、その上を保護膜で被覆したことを特徴とす
る液晶表示素子。In a liquid crystal display device in which a metal film wiring coated with a protective film is formed on a glass substrate, a recess is provided in advance at the location where the metal film wiring is to be formed on the glass substrate, and the metal film wiring is embedded in the recess. A liquid crystal display element characterized by having a top coated with a protective film.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17664884A JPS6155626A (en) | 1984-08-27 | 1984-08-27 | Liquid crystal display element |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17664884A JPS6155626A (en) | 1984-08-27 | 1984-08-27 | Liquid crystal display element |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6155626A true JPS6155626A (en) | 1986-03-20 |
Family
ID=16017251
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17664884A Pending JPS6155626A (en) | 1984-08-27 | 1984-08-27 | Liquid crystal display element |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6155626A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6424326U (en) * | 1987-07-31 | 1989-02-09 | ||
US7027122B2 (en) | 2002-03-12 | 2006-04-11 | Lg.Philips Lcd Co., Ltd. | Bonding apparatus having compensating system for liquid crystal display device and method for manufacturing the same |
KR100732431B1 (en) | 2006-07-27 | 2007-06-27 | 주식회사 대우일렉트로닉스 | Method for manufacturing organic light emitting diode display device |
-
1984
- 1984-08-27 JP JP17664884A patent/JPS6155626A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6424326U (en) * | 1987-07-31 | 1989-02-09 | ||
US7027122B2 (en) | 2002-03-12 | 2006-04-11 | Lg.Philips Lcd Co., Ltd. | Bonding apparatus having compensating system for liquid crystal display device and method for manufacturing the same |
KR100732431B1 (en) | 2006-07-27 | 2007-06-27 | 주식회사 대우일렉트로닉스 | Method for manufacturing organic light emitting diode display device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5850417B2 (en) | Manufacturing method of semiconductor device | |
JPS62150858A (en) | Liquid crystal display element | |
JPS6155626A (en) | Liquid crystal display element | |
JPS6123503B2 (en) | ||
JPS60220317A (en) | Liquid crystal display element | |
JPS5910059B2 (en) | Manufacturing method for semiconductor devices | |
JPS584948A (en) | Semiconductor device | |
JPH038581B2 (en) | ||
JPH0224382B2 (en) | ||
JPS5998534A (en) | Semiconductor device | |
JPH0143458B2 (en) | ||
JPH0419707B2 (en) | ||
JP3077372B2 (en) | Method of manufacturing bump electrode for integrated circuit device | |
JPS6035515A (en) | Manufacture of semiconductor device | |
JPS6325356B2 (en) | ||
JPS61141158A (en) | Formation of bump electrode | |
JP2660024B2 (en) | Method for manufacturing semiconductor device | |
JPS6343891B2 (en) | ||
JPS61289649A (en) | Manufacture of semiconductor device | |
JPS6421943A (en) | Semiconductor device | |
JPS5950221B2 (en) | Manufacturing method of semiconductor device | |
JPS63202034A (en) | Manufacture of semiconductor device | |
JP2623633B2 (en) | Method for manufacturing semiconductor device | |
JPS62245641A (en) | Structure of pad part of semiconductor device | |
JPH0117246B2 (en) |