JPS6130819A - Error correction device - Google Patents

Error correction device

Info

Publication number
JPS6130819A
JPS6130819A JP15348284A JP15348284A JPS6130819A JP S6130819 A JPS6130819 A JP S6130819A JP 15348284 A JP15348284 A JP 15348284A JP 15348284 A JP15348284 A JP 15348284A JP S6130819 A JPS6130819 A JP S6130819A
Authority
JP
Japan
Prior art keywords
error
alpha
word
error correction
code
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15348284A
Other languages
Japanese (ja)
Other versions
JPH0151097B2 (en
Inventor
Toshio Koizumi
小泉 利雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Columbia Co Ltd
Original Assignee
Nippon Columbia Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Columbia Co Ltd filed Critical Nippon Columbia Co Ltd
Priority to JP15348284A priority Critical patent/JPS6130819A/en
Publication of JPS6130819A publication Critical patent/JPS6130819A/en
Publication of JPH0151097B2 publication Critical patent/JPH0151097B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Error Detection And Correction (AREA)

Abstract

PURPOSE:To obtain a root of an error location polynomial at two-word error by referencing a ROM table of a less memory quantity in the error correction of a duplicated error correction Reed Solomon code. CONSTITUTION:In an error correcting device provided with a means introducing sigma1, sigma2 at each code word from the error location polynomial, the coefficient sigma1 obtained at each code of two words in the error word number is obtained by (k) and (l) expressing two terms of alpha<k>+alpha<l> and a ROM table is provided, in which the (k) and (l) coincident with the coefficient sigma2 in alpha<(k+l)> are stored in an address corresponding to the coefficients sigma1 and sigma2. Then the alpha<k> and alpha<l> obtained from the ROM table in response to the said coefficients sigma1, sigma2 obtained at each code word including an errow word are taken as roots alpha<i> and alpha<j> of the error location polynomial on a GF(2<n>).

Description

【発明の詳細な説明】 (技術分野〕 不発明aPCM符号の誤)訂正装置に関すz。[Detailed description of the invention] (Technical field〕 Regarding an uninvented aPCM code error correction device.

(従来技術) 2重誤り訂正リードソロモンコードによ2誤り訂正は、
誤りが、ブロック中のどのワードに生じてい乙かを示す
誤シ位置数と、誤りが生じたワードにおける誤シの大き
さを示す変数をシンドロームから求めえことによう行わ
t′Lz0これらは周知の通シ次のステップによって行
われえ。
(Prior art) Two error correction using a double error correction Reed-Solomon code is as follows:
The number of error positions indicating in which word in a block the error occurs and the variable indicating the size of the error in the word where the error occurred can be determined from the syndrome. The process is carried out by the following steps.

(I)シンドローム計算 (6)誤りワード数の算出 (ホ)誤シ位lI+¥数を根に持つ誤り位置多項式の算
出(支)上記誤シ位置多項式の根の算出 M誤りの大きさ會表す変数の算出 (ロ)誤り訂正 上記ステップtv+v符号長m+4、情報ワード数mの
2重機シ訂正す−ドンロモンコードについて説明す乙。
(I) Syndrome calculation (6) Calculation of the number of error words (e) Calculation of the error locator polynomial whose root is the error position lI + ¥ number (support) Calculation of the root of the above error position polynomial M Expressing the magnitude of the error Calculation of variables (b) Error correction The above step tv + v code length m + 4, number of information words m, double machine correction - Don Romon code will be explained.

この様な符号語は m+3 R(ト)=Wrn9X+モーーXm+2十−−−−〜−
−9W□X+Wo  −一一一一−−−−−−−−(1
)と表わされ、各ワードWは、nビット構成のCF(2
n)上の各元αノである。伝送又は記録再生過程で符号
語の第1桁及び7桁のワードに誤りが生じたときシンド
ローム全基にその誤り位置数α1、αJを2根とする[
l!4シ位置多項式τに)が次のごとく得られる。
This kind of code word is m+3 R(g)=Wrn9X+mo-Xm+20-------
-9W□X+Wo -1111---(1
), and each word W is represented by CF(2
n) Each element α is above. When an error occurs in the first and seventh digit words of a code word during transmission or recording/reproduction process, let the number of error positions α1 and αJ be two roots of the entire syndrome [
l! The 4-position polynomial τ) is obtained as follows.

6(ト)−1+イ、X+むx”     −−−−−−
−−−−−−(2)ちなみにシンドロームを で定義す4とき で与えられ2ことは周知の通りである。但しすべての演
算はGF(2”)上で行われる。つま!り (11式で
示すR(ト)のワードが2語誤ったとき、その誤り位置
がどこであえかけδ(x)=θを解いて得られ22根α
′、α!、求めればよい。しかえにイ(2)−〇を解く
方法としては次の2つが知られてい乙。その1つは根が
αrrr4−’〜α0のいずれかであるはずだから、そ
れらのうちδ(x)−〇を満足す2α1、αjのみを根
とすえ方法であえ。これは2(m+4)回の複雑な演算
を要し、符号語が到来する時間間隔内に処理すえことが
難しくな乙ことが多い。2番目の方法は上記の手順k1
1f;’、の種々の値に対してあらかじめ行っておき、
それら?l−ROMテーブルにおさめ、δ(x)=0を
満足す42つの係数d、ヌ全アドレスとして2根全瞬時
に求め乙方法でろえ。
6(g)-1+a,X+mux" ---------
--------(2) Incidentally, it is well known that the syndrome is defined as 4 given by 2. However, all calculations are performed on GF(2"). In other words, (when there are two incorrect words in R (g) shown in equation 11, where is the error position and δ(x) = θ? Solved and obtained 22 roots α
′、α! , all you have to do is ask. However, the following two methods are known to solve A(2)-〇. One of them is that the roots should be any one of αrrr4-' to α0, so among them, only 2α1 and αj that satisfy δ(x)-0 can be used as roots. This requires 2(m+4) complex operations and is often difficult to process within the time interval in which the codeword arrives. The second method is step k1 above.
Perform this in advance for various values of 1f;',
Those? Store it in the l-ROM table, calculate 42 coefficients d that satisfy δ(x) = 0, and calculate them instantly as all addresses of 2, using method B.

このテーブルは2nビツトのアドレスを有し1アドレス
に2nビツトのデータを持つ必要かめZので1’2n)
X2”ビットを要し巨大なメモリ量に達し実現しがたい
ことが多い。例えばn = 8のとき、その量は131
072バイトにも達する。
This table has 2n-bit addresses, and each address has 2n-bit data (1'2n).
It requires X2" bits and requires a huge amount of memory, which is often difficult to implement. For example, when n = 8, the amount is 131
It reaches 072 bytes.

(目的) 本発明は上記ROMテーブルのサイズをはZかに小さく
 +、て誤り位置多項式の2根を短時間に求めうる誤り
訂正装f’に提供すzo (実施例) 以下不発明を具体的に説明すふ為n = 8とし原始多
項式X” +X’ +X″十X” + 1= 0全満足
す為原始元αを有するGF (2”)上の符号語を例に
とる。イ(ト)=0を満足す42根もGF(2“)上の
元であふからべき表現の元α0〜αf0のいずれかに該
当する。各元を多項式表現したべき表現−多項例えば誤
シ位置多項式 に)の一つの係数 、がα68と得られ
た場合には (2)=0管満足す42根αとαJは =α6@=αイ+αJ の関係にあ4はずだから表1よりα6“の多項式表現(
α7+α1+α“+1)を、例えば(α7)と(α4+
α”+1)、即ちα7とα1Ggの如く1組に分け、こ
うして出来た種々の組のいずれかにα1、αlは対応す
zoどの組に該当すえか¥′:i に)のもう一つの係
数 8が =αt、αj=αi+/ の関係に6.にとから上述の各組のべき表現の積αi+
/のうち 、と一致すzものを選び出すことによりただ
ちにα1及びα/を決定できる。こうして上記係数 、
及び 、に対応すえ2根α8とα1.求め、各 、及び
 、に対応すえアドレスを有す480Mテーブルの各対
応位置に2根α“とα/全収納す40 上述の組数は、例えば多項式−j9.現の項ij!、’
に4とすれば、表2のように求められ7とな4゜宍  
 2 一般に生じうえ組数は項数f:Pとすえと2(1)−1
組となる。次に前記原始多項式に対す2元のべき表現と
多項式表現の対応表の全てにわたって生じ1組のデータ
量は3バイト(α1、αj、α“+/)であるからRO
Mテーブルに必要な総メモリ量は3057 x 3 =
 9171バイトとなり前述の例に比べ7チとごくわず
かのメモリ量ですみ、短時間で誤)位置多項式の2根を
求め2ことができ2゜根の求め方けざ、、/、?アドレ
スとするROMテーブル参照によ乙ことは勿論であふ。
(Purpose) The present invention provides an error correction system f' that can obtain the second root of an error locator polynomial in a short time by reducing the size of the ROM table by Z. In order to explain this, we will set n = 8 and take as an example a code word on GF (2'') which has a primitive element α to satisfy the primitive polynomial X'' + X' + X'' + 1 = 0. The 42 roots that satisfy A(G) = 0 are also elements on GF(2") and correspond to any of the elements α0 to αf0 of the power representation. A power representation where each element is expressed as a polynomial - a polynomial, for example, an error If one coefficient of the position polynomial ) is obtained as α68, the 42 roots α and αJ that satisfy (2) = 0 tube should be 4, so from Table 1 α6 “Polynomial representation of (
α7+α1+α“+1), for example, (α7) and (α4+
α”+1), that is, divided into one set such as α7 and α1Gg, and α1 and αl correspond to any of the various sets created in this way. 8 is = αt, αj = αi+/ 6. From ni to the product αi+ of the power expressions of each set above.
α1 and α/ can be immediately determined by selecting z of / that matches . Thus, the above coefficient,
Corresponding to and , the two roots α8 and α1. Find and store the two roots α'' and α/all in each corresponding position of the 480M table with the corresponding address for each , and .
If it is 4, it is calculated as shown in Table 2 and becomes 7.
2 In general, the number of pairs that occur is the number of terms f:P and 2(1)-1
Become a group. Next, since the amount of data for one set is 3 bytes (α1, αj, α“+/) that occurs over all the correspondence tables between the binary power expression and the polynomial expression for the primitive polynomial, RO
The total amount of memory required for M table is 3057 x 3 =
It is 9171 bytes, which requires a very small amount of memory (7 chips) compared to the previous example, and it is possible to find the 2nd root of the position polynomial in a short time.How to find the 2° root? Of course, it is possible to refer to the ROM table as the address.

更に符号語長m+4は一般に2n−1に比べ数分の1で
あえことが多いので一つの組の中で積成分を除き一4以
上の元金含む組はROMテーブルから除外して良いので
上記メモリ量は更に減少させゐことができZo (効 果) 上記のように不発明によれば2重誤り訂正リードソロモ
ンコードの誤り訂正において2語誤り時の誤シ位置多項
式の根を少いメモリtのROMテーブル全参照すること
によって短時間で求め4ことが出来る。
Furthermore, since the code word length m+4 is generally a fraction of 2n-1, it is often the case that the code word length m+4 is a fraction of that of 2n-1, so in one set, except for the product component, sets containing 14 or more principals can be excluded from the ROM table, so the above memory (Effect) As mentioned above, according to the invention, in error correction of a double error correction Reed-Solomon code, the root of the error position polynomial at the time of two word errors can be stored in a small amount of memory t. This can be determined in a short time by referring to the entire ROM table.

Claims (1)

【特許請求の範囲】[Claims] nビットからなるデータワードm語と、同じくnビット
からなるパリテイワード4語で1ブロックを構成し、m
+4≦2^n−1としたGF(2^n)上の2重誤り訂
正リードソロモン符号について、シンドロームの公知の
組み合わせ演算により判定されるべき1ブロック中の誤
りワード数に応じて誤り位置数を根に持つ誤り位置多項
式δ(x)=1+δ_1x+δ_2x^2から各符号語
毎にδ_1及びδ_2を導出する手段を備えた誤り訂正
装置において、誤りワード数が2語の符号語毎に求めた
前記多項式δ(x)の係数δ_1を、α^k+α^lの
如く2項で表現したk及びlより求めたα^k^+^l
のうち、上記係数δ_2と一致するα^k+α^l又は
k及びlを、上記係数δ_1及びδ_2に対応するアド
レス上に収納したROMテーブルを有し、上記誤りワー
ドを含む符号語毎に求めた上記係数δ_1及びδ_2に
応じて上記ROMテーブルより求めたα^k及びα^l
をGF(2^n)上の誤り位置多項式の根α^i及びα
^jとすることを特徴とする誤り訂正装置。
One block consists of m data words consisting of n bits and 4 parity words consisting of n bits, and m
For a double error correction Reed-Solomon code on GF(2^n) with +4≦2^n-1, the number of error positions is calculated according to the number of error words in one block to be determined by a known combination operation of syndromes. In an error correction apparatus equipped with a means for deriving δ_1 and δ_2 for each code word from an error locator polynomial δ(x)=1+δ_1x+δ_2x^2 having roots as The coefficient δ_1 of the polynomial δ(x) is calculated from k and l expressed in two terms such as α^k+α^l
Among them, α^k+α^l or k and l, which match the above coefficient δ_2, are stored in the addresses corresponding to the above coefficients δ_1 and δ_2 in a ROM table, and are calculated for each code word including the above error word. α^k and α^l obtained from the above ROM table according to the above coefficients δ_1 and δ_2
are the roots α^i and α of the error locator polynomial on GF(2^n)
An error correction device characterized by ^j.
JP15348284A 1984-07-24 1984-07-24 Error correction device Granted JPS6130819A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15348284A JPS6130819A (en) 1984-07-24 1984-07-24 Error correction device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15348284A JPS6130819A (en) 1984-07-24 1984-07-24 Error correction device

Publications (2)

Publication Number Publication Date
JPS6130819A true JPS6130819A (en) 1986-02-13
JPH0151097B2 JPH0151097B2 (en) 1989-11-01

Family

ID=15563534

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15348284A Granted JPS6130819A (en) 1984-07-24 1984-07-24 Error correction device

Country Status (1)

Country Link
JP (1) JPS6130819A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01114124A (en) * 1987-10-27 1989-05-02 Pioneer Electron Corp Error detection system
JPH0824575A (en) * 1994-07-13 1996-01-30 Fujisawa Kenki Kk Rapid red heat body and deodorizing and desmoking device using the same

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57182253A (en) * 1981-04-30 1982-11-10 Hiroichi Okano Decoding method for triple or quadruple error correction bch code
JPS58111539A (en) * 1981-12-25 1983-07-02 Sony Corp Error correcting method
JPS58125175A (en) * 1982-01-21 1983-07-26 Sony Corp Multiplying circuit of galois field
JPS58219848A (en) * 1982-06-15 1983-12-21 Toshiba Corp Multiplier of galois field

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57182253A (en) * 1981-04-30 1982-11-10 Hiroichi Okano Decoding method for triple or quadruple error correction bch code
JPS58111539A (en) * 1981-12-25 1983-07-02 Sony Corp Error correcting method
JPS58125175A (en) * 1982-01-21 1983-07-26 Sony Corp Multiplying circuit of galois field
JPS58219848A (en) * 1982-06-15 1983-12-21 Toshiba Corp Multiplier of galois field

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01114124A (en) * 1987-10-27 1989-05-02 Pioneer Electron Corp Error detection system
JPH0824575A (en) * 1994-07-13 1996-01-30 Fujisawa Kenki Kk Rapid red heat body and deodorizing and desmoking device using the same

Also Published As

Publication number Publication date
JPH0151097B2 (en) 1989-11-01

Similar Documents

Publication Publication Date Title
CA1199410A (en) On-the-fly multibyte error correcting system
US4142174A (en) High speed decoding of Reed-Solomon codes
US4099160A (en) Error location apparatus and methods
EP0316063B1 (en) Error correction using look-up tables
US4928280A (en) Fast processor for multi-bit error correction codes
EP0167627A1 (en) Method and apparatus for decoding error correction code
JPS58219852A (en) Correcting circuit of error
KR880014463A (en) Reed-Solomon error correction code encoder
JPH0452556B2 (en)
JPS645334B2 (en)
JPS632370B2 (en)
JPS6130819A (en) Error correction device
JPH0865175A (en) Error position detecting circuit of reed-solomon decoder
EP0629052B1 (en) Method of and circuit for correcting errors
JP2810397B2 (en) Error correction device
JP2662472B2 (en) Syndrome operation circuit for error correction processing
TWI226758B (en) Encoding method and apparatus for cross interleaved cyclic codes
JPH10322226A (en) Reed solomon decoding method
JPH0385923A (en) Crc arithmetic system
JP2002118471A (en) Recording and reproducing device, method for correcting and coding error, and method for recording information
JPS638984Y2 (en)
AU610987B2 (en) Method and apparatus for decoding error correction code
JPH0345019A (en) Syndrome calculation circuit
KR930000220B1 (en) Error correcting system
Malhotra et al. A double error-correction scheme for peripheral systems