JPS6095727U - delay line - Google Patents
delay lineInfo
- Publication number
- JPS6095727U JPS6095727U JP18888683U JP18888683U JPS6095727U JP S6095727 U JPS6095727 U JP S6095727U JP 18888683 U JP18888683 U JP 18888683U JP 18888683 U JP18888683 U JP 18888683U JP S6095727 U JPS6095727 U JP S6095727U
- Authority
- JP
- Japan
- Prior art keywords
- delay line
- coil
- insulating plate
- conductor pattern
- conductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Near-Field Transmission Systems (AREA)
- Coils Or Transformers For Communication (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は本考案の遅延線の実施例を示す分解斜視図、第
2図は組立側面図、第3図は結線図、第4図!まコイル
を形成する絶縁板の他の実施例を示す斜視図である。
1.14:第1の絶縁板、2:第2の絶縁板、3:第3
の絶縁板、4.6.8. 15:導体パタニン、5,7
,10:溝、11:外部端子、12:入力端子、13:
出力端子、L:コイル。Figure 1 is an exploded perspective view showing an embodiment of the delay line of the present invention, Figure 2 is an assembled side view, Figure 3 is a wiring diagram, and Figure 4! FIG. 6 is a perspective view showing another embodiment of an insulating plate forming a coil. 1.14: first insulating board, 2: second insulating board, 3: third
insulation board, 4.6.8. 15: Conductor pattern, 5, 7
, 10: Groove, 11: External terminal, 12: Input terminal, 13:
Output terminal, L: Coil.
Claims (1)
ンの形成されていない他面を互に重ねると共に上下に該
導体パターンを接続してコイルを形成する第1、第2の
絶縁板、該第1と第2の絶縁板間に挾まれ該コイルとの
間に分布容量を得るための導体パターンが形成されてい
る第3の絶縁板からなり、該コイルと第3の絶縁板の導
体パターンに外部端子が接続されていることを特徴とす
2る遅延線。first and second insulating plates each having a conductor pattern formed on one side, the other side on which the conductor pattern is not formed overlap each other, and connecting the conductor patterns vertically to form a coil; and a third insulating plate formed with a conductive pattern for obtaining distributed capacitance between the coil and the second insulating plate; 2. A delay line characterized in that the terminals are connected.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18888683U JPS6095727U (en) | 1983-12-07 | 1983-12-07 | delay line |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18888683U JPS6095727U (en) | 1983-12-07 | 1983-12-07 | delay line |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6095727U true JPS6095727U (en) | 1985-06-29 |
JPH0233391Y2 JPH0233391Y2 (en) | 1990-09-07 |
Family
ID=30407378
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18888683U Granted JPS6095727U (en) | 1983-12-07 | 1983-12-07 | delay line |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6095727U (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49144144U (en) * | 1973-04-11 | 1974-12-12 | ||
JPS5074841U (en) * | 1973-11-12 | 1975-06-30 | ||
JPS5472443U (en) * | 1977-10-31 | 1979-05-23 |
-
1983
- 1983-12-07 JP JP18888683U patent/JPS6095727U/en active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49144144U (en) * | 1973-04-11 | 1974-12-12 | ||
JPS5074841U (en) * | 1973-11-12 | 1975-06-30 | ||
JPS5472443U (en) * | 1977-10-31 | 1979-05-23 |
Also Published As
Publication number | Publication date |
---|---|
JPH0233391Y2 (en) | 1990-09-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6095727U (en) | delay line | |
JPS60166137U (en) | common mode coil | |
JPS6037210U (en) | Inductance element for high frequency circuits | |
JPS5949378U (en) | connector | |
JPS5877074U (en) | circuit board connection device | |
JPS58114775U (en) | probe card | |
JPS5915215U (en) | Structure of laminated circuit board | |
JPS60137469U (en) | Plug structure in multilayer printed wiring board | |
JPS59147318U (en) | delay line | |
JPS60137466U (en) | electrical circuit board | |
JPS5918459U (en) | Electrical element mounting structure | |
JPS5872869U (en) | electronic circuit equipment | |
JPS59189257U (en) | printed wiring board | |
JPS58107584U (en) | terminal device | |
JPS59123348U (en) | Hybrid integrated circuit device | |
JPS59135615U (en) | Connection structure of shorting plate | |
JPS5858328U (en) | electronic components | |
JPS58158525U (en) | delay element circuit | |
JPS59154925U (en) | ultrasonic solid state retarder | |
JPS59144885U (en) | electrical connector | |
JPS6071192U (en) | Printed board | |
JPS59149708U (en) | oscillator | |
JPS60181069U (en) | Hybrid IC for substrate bonding | |
JPS614454U (en) | Printed board wiring pattern structure | |
JPS59134090U (en) | Clock circuit block structure |