JPS6059186U - 1 second timer - Google Patents
1 second timerInfo
- Publication number
- JPS6059186U JPS6059186U JP15034783U JP15034783U JPS6059186U JP S6059186 U JPS6059186 U JP S6059186U JP 15034783 U JP15034783 U JP 15034783U JP 15034783 U JP15034783 U JP 15034783U JP S6059186 U JPS6059186 U JP S6059186U
- Authority
- JP
- Japan
- Prior art keywords
- flip
- flop
- gate
- input terminal
- stage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Electric Clocks (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は本考案の1秒タイマの回路図、第2図は第1図
の各部の波形図である。
1〜6・・・フリップフロップ、A・・・クロックパル
1ス入力端子、H・・・出力端子。FIG. 1 is a circuit diagram of a one-second timer of the present invention, and FIG. 2 is a waveform diagram of each part of FIG. 1. 1 to 6...Flip-flop, A...Clock pulse 1 input terminal, H...Output terminal.
Claims (1)
5段目、6段目の各フリップフロップの出力を入力とす
る第1のANDゲートを設け、第1のNANDゲートの
出力と2段目のフリップフロップの出力とを入力とする
第2のANDゲートを設け、第2のANDゲートの出力
をリセット入力端子に、2段目のフリップフロップの出
力をセット入力端子に接続したR−Sフリップフロップ
−を設け、R−Sフリップフロップの出力を3段目以降
のフリップフロップリセット入力端子に接続したことを
特徴とする1秒タイマ。Six flip-flops for frequency division are installed in series, and the fourth stage is
A first AND gate is provided that receives the outputs of the fifth and sixth stage flip-flops, and a second AND gate receives the outputs of the first NAND gate and the second stage flip-flop as inputs. An R-S flip-flop is provided in which the output of the second AND gate is connected to the reset input terminal, and the output of the second flip-flop is connected to the set input terminal. A one-second timer characterized in that it is connected to the flip-flop reset input terminal of the subsequent stages.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15034783U JPS6059186U (en) | 1983-09-30 | 1983-09-30 | 1 second timer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15034783U JPS6059186U (en) | 1983-09-30 | 1983-09-30 | 1 second timer |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6059186U true JPS6059186U (en) | 1985-04-24 |
Family
ID=30333487
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15034783U Pending JPS6059186U (en) | 1983-09-30 | 1983-09-30 | 1 second timer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6059186U (en) |
-
1983
- 1983-09-30 JP JP15034783U patent/JPS6059186U/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6059186U (en) | 1 second timer | |
JPS5994438U (en) | Noise removal circuit | |
JPS604042U (en) | Frequency divider circuit | |
JPS60163837U (en) | Synchronous up-down counter circuit | |
JPS601034U (en) | staircase wave generator | |
JPS60129746U (en) | up-down counter | |
JPS6030498U (en) | echo circuit | |
JPS6335324U (en) | ||
JPS59147197U (en) | Reverberation effect device | |
JPS58101232U (en) | microcomputer | |
JPS5921718U (en) | Pulse number monitoring circuit | |
JPS60111124U (en) | Pulse generator output control circuit | |
JPS6051486U (en) | electronic clock | |
JPS6114534U (en) | timer circuit | |
JPS5978735U (en) | Signal abnormality detection circuit | |
JPS60127033U (en) | Logic circuit output circuit | |
JPS60109102U (en) | digital control circuit | |
JPS58194538U (en) | Waveform shaping circuit | |
JPS6025278U (en) | horizontal oscillation circuit | |
JPS5942649U (en) | counter | |
JPS60169960U (en) | Clock signal extraction circuit | |
JPS593632U (en) | time delay circuit | |
JPS58161335U (en) | monostable multivibrator | |
JPS58158540U (en) | Pulse selection circuit | |
JPS58103584U (en) | Gate control circuit of gate turn-off thyristor |