JPS6043970A - Network point signal processing device - Google Patents

Network point signal processing device

Info

Publication number
JPS6043970A
JPS6043970A JP58151727A JP15172783A JPS6043970A JP S6043970 A JPS6043970 A JP S6043970A JP 58151727 A JP58151727 A JP 58151727A JP 15172783 A JP15172783 A JP 15172783A JP S6043970 A JPS6043970 A JP S6043970A
Authority
JP
Japan
Prior art keywords
circuit
signal
controller
period
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58151727A
Other languages
Japanese (ja)
Other versions
JPH0460390B2 (en
Inventor
Yoshio Numa
沼 美穂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyodo Printing Co Ltd
Original Assignee
Kyodo Printing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyodo Printing Co Ltd filed Critical Kyodo Printing Co Ltd
Priority to JP58151727A priority Critical patent/JPS6043970A/en
Publication of JPS6043970A publication Critical patent/JPS6043970A/en
Publication of JPH0460390B2 publication Critical patent/JPH0460390B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Facsimile Image Signal Circuits (AREA)

Abstract

PURPOSE:To eliminate pulsating signals caused by net points by controlling an integrating circuit that integrates amplified read signals and a circuit that sample and hold output of the integrating circuit by a pulse signal of fixed period. CONSTITUTION:The signal inputted from a reading sensor 5 is amplified by an amplifier circuit 11. Then, the integrated value of a signal amplified at every period of the pulse signal outputted from a controlling circuit 15 is determined by an integrating circuit 12. Then, a signal that samples the integrated value by a sample hold circuit 15 at every period of the pulse signal outputted from the controlling circuit 15 and holds until inputting of next integrated value. The signal is level adjusted by a level adjusting circuit 14 and inputted to a controller 4 of an electronic plate making device.

Description

【発明の詳細な説明】 本発明は、網点信号処理装置に関するものであり、網点
によシ表現された原稿を「電子製版機」の読み取りセン
サーで走査した信号を「電子製版機」の制御器に入力す
る前に必要な処理をする装置に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a halftone signal processing device, which processes a signal obtained by scanning a document represented by halftone dots with a reading sensor of an "electronic plate making machine". It relates to a device that performs necessary processing before inputting to a controller.

電子製版機のうち例えばグラビア刷版用電子製版彫刻機
は、第1図に示すように原稿1を貼りつけた回転ドラム
2と、グラビアの刷版用鋼メンキシリンダ3と、制御器
4からなり、回転ドラム2上の原稿1を読み収りセンサ
ー5で走査して読み取り、この読み取りセンサー5から
入力した信号を制御器4で処理した後、彫刻ヘッド乙に
送り、信号に応じてシリンダ3を彫刻するものであるう
このような製版装置において、網点により表現された原
稿を読み取シセンサー5により読み収った場合、網点面
積率を平均値として、個々の網点による動きが重なった
信号が出力される。
Among electronic plate-making machines, for example, an electronic plate-making and engraving machine for gravure printing plates, as shown in FIG. The document 1 on the rotating drum 2 is scanned and read by the reading sensor 5, and the signal input from the reading sensor 5 is processed by the controller 4, and then sent to the engraving head B, which engraves the cylinder 3 according to the signal. In a plate-making device like this, when a document expressed by halftone dots is read and read by the sensor 5, a signal consisting of the overlapping movements of the individual halftone dots is obtained by taking the halftone dot area ratio as an average value. Output.

出力信号の必要な濃度レベルは、網点面積の平均値であ
り、網点毎の信号はノイズとなるから、このような信号
を用いて例えばグラビアの刷版を彫刻する場合vc t
fi、彫刻ヘッドの1サイクルと網点のヤイクルによっ
ては印刷物にした際にモアレが生じるという欠点があっ
た。
The required density level of the output signal is the average value of the halftone dot area, and the signal for each halftone dot becomes noise, so when using such a signal to engrave a gravure printing plate, for example, vc t
fi, one cycle of the engraving head and the number of halftone dots, there is a drawback that moiré occurs when printed matter is produced.

列えはヘル社製−、リオクリンオグラフ(登録商(i7
 ) VCお・いで、網点(/こより濃度表現されたオ
フセット原版からグラビア刷版を製作する場合、前述の
如く個々の網点信号の動きによ、リモアレが生じイ、〕
The row is manufactured by Hell Co., Ltd., Liocrynograph (registered trader (i7)
) When producing a gravure printing plate from an offset original plate with density expressed from VC Oide, halftone dots (/), as mentioned above, movement of individual halftone dot signals may cause remote blemishes.]
.

と7′1.を回避するためにilJ記ヘル社のマニュ−
f ルvcQ、を抗みJ(yリヘノドの焦点を原版上か
らずらした状鉱、すなわち焦点をポカした状態で読み取
れば、1.い旨の記載がある。
and 7'1. In order to avoid
If you read the text with the focus of the text shifted from the original, that is, with the focus off, there is a statement that 1.

しかしこの方法を採用した場合網点の動きが少なくなる
と共C(図柄の動きも少なくなり 画像のtM−明さが
損わ7Lるという重大な欠点があった。
However, when this method was adopted, there was a serious drawback that as the movement of the halftone dots decreased, the movement of the pattern also decreased and the brightness of the image was impaired.

本発明は、個々の網点V(よる信号の動きをなくし、網
点面積車の平均値には影響を与えず、画像のHjll′
−明さを保つために、読み取シセンザーからの入力1=
号を制御器、出力装置Mに入力する前に必要な処理をす
る装置を提供することを目的とする。
The present invention eliminates signal movement caused by individual halftone dots V, does not affect the average value of the halftone dot area wheel, and improves the Hjll' of the image.
-Input from reading sensor to maintain brightness 1=
The object of the present invention is to provide a device that performs necessary processing before inputting the signal to a controller and an output device M.

本発明は、網点により表現された原稿を読み取りセンサ
ーで走査して読み取り、「亥読み取り信号を制御器で処
理した後、出力装置〃に送り、印刷用の版を作製する電
子製版機に接続される装置であって、前記読み取り信号
を増幅する増幅回路と、該増幅回路の出力信号を積分す
る積分回路と、該積分回路の出力信号をサンプルホール
ドする一すングルホ〜ルド回路と、該サンプルホールド
回路からの信号をレベル調整して制御器に出力するレベ
ル調整回路と、積分回路およびサンプルホールド回路を
コントロールするため所定の周期に設定されたバルスイ
H@を出力する制御回路とからなる網点信号処理装置で
ある。
The present invention scans and reads a document expressed by halftone dots with a reading sensor, processes the read signal with a controller, and then sends it to an output device, which is connected to an electronic plate making machine that creates a printing plate. An apparatus comprising: an amplifier circuit that amplifies the read signal; an integration circuit that integrates the output signal of the amplifier circuit; a single hold circuit that samples and holds the output signal of the integration circuit; A halftone dot consisting of a level adjustment circuit that adjusts the level of the signal from the hold circuit and outputs it to the controller, and a control circuit that outputs a valve switch H@ set at a predetermined cycle to control the integrating circuit and sample hold circuit. It is a signal processing device.

本発明の一実施例を第2図Vζより説明する。An embodiment of the present invention will be explained with reference to FIG. 2 Vζ.

11は増幅回路、12け積分回路、13はサンプルホー
ルド回路、14はレベル調整回1烙、15は積分回路1
2およびサンプルホールド回路16の動作を制御する制
御回路である。
11 is an amplifier circuit, 12-digit integration circuit, 13 is a sample hold circuit, 14 is a level adjustment circuit 1, and 15 is an integration circuit 1.
2 and a control circuit that controls the operations of the sample and hold circuit 16.

読み取りセンサー5から人力した信号は、増幅回路11
で増幅され、積分回路12で所定の周期毎に積分値をめ
、サンプルホールド回路13で積分回路12からの周期
毎の各積分値をザンブルし、次の積分子115の入力j
でホール1゛する信号を出力し、レベルi1.l整回路
141]ごrリレベル調整して電子製版機の1iilJ
 mll 器41iC入力−F ル。
The signal manually inputted from the reading sensor 5 is sent to the amplifier circuit 11.
The integral circuit 12 calculates the integral value at each predetermined period, and the sample-hold circuit 13 zams the integral values at each period from the integrator circuit 12.
outputs a signal with Hall 1 at level i1. Adjustment circuit 141] Please adjust the level of the electronic plate making machine.
mll device 41iC input-F le.

ja’、 :s図にA−発明の一実剣例の回路を示す。Figure ja':s shows a circuit of an example of the A-invention.

第、イIX目1、第3図の当部のアナログ波形図、第5
図は制4回1dig 15から出力されるコントロ一ル
<y号の波形図である、。
Analog waveform diagram of the relevant part of Figure 1, Figure 3, Figure 5
The figure is a waveform diagram of control <y output from control 4 times 1 dig 15.

制白]回路15、発振器16、エンコーダ17、周期設
定スイッチ18からなるナシタル回路においテハ、区ク
リーン線数、スクリーン角度VCjって所定の周期(例
えば網点1個分又は2個分)を設定し、周!Il訟定ス
イッチ18により周期を切り換えると、J−ン=J−ダ
17からぞの周期に応じてエンコードしんil+弓を出
力(−1、該1目谷と発振器16からのクロノクパ)L
スト(」、す&lJ御l1Ul路15から第5図の如き
スイッチSXv、お」、びスイッチsw2のコントロ・
−左信号2: L、、で出)1する。このコントロール
信号ノパルス周104 T+ f、t、原46′らノ線
数、角度で、T:: u、’ C2充電時ffs”l 
vcより決定される。第5図のTa16.’アナログ波
形図・千の遅れを考慮したパルス幅である。
A predetermined cycle (for example, one halftone dot or two halftone dots) is set using the whitening circuit 15, the oscillator 16, the encoder 17, and the cycle setting switch 18 by setting the number of pixels, the number of clean lines, and the screen angle VCj. S-Zhou! When the cycle is switched by the switch 18, the encoder + bow is output according to the cycle from the J-n = J-da 17 (-1, the first valley and the clock pulse from the oscillator 16) L
Switches SXv, O', and switch sw2 as shown in Fig. 5 from 15 to 15
-Left signal 2: Exit at L, ,) 1. This control signal pulse period 104 T + f, t, original 46' line number, angle, T:: u,'ffs"l when charging C2
Determined from vc. Ta16 in FIG. 'Analog waveform diagram - Pulse width considering a delay of 1,000.

第3図において読取り一ヒノザー5からの信号(a)は
増幅回路11で反転増幅され、(1))の波形と庁る。
In FIG. 3, the signal (a) from the reader 5 is inverted and amplified by the amplifier circuit 11, resulting in a waveform of (1)).

積分回路12ではコントロール信号SW’+がハイレベ
ルのときスイッチSW+が閉じて積分回路12をリセノ
+l、、コントロール信号SW+がローレベルのときス
イッチSW+が開いて積分回路を十ノドする。−ノーな
わち、スイッチSW+が閉じるとコンデンサCIの電荷
を放電1〜、スイッチSW+が開くと波形(b’)は抵
抗R4、コンデンサC1の時定数によりコンデ〕/ザc
1に充電され、波形(c)と々る。1周期が終わると、
コント′:J−ル信’747 S県をハイシ・ヘルトシ
、T2間ス、イノチSW2を閉じて、コンテンザCIV
C現われた電圧をザンブルL〜、次にコントロー/L化
号SW:!をローレベルト17スイソチS■7・!4二
開いてホールドし、波′Jiバd)の信号とする。スイ
ッチS%が()閃いた後、T3 咥:hてスイッチSW
+が閉じ、再びコンデンサC4の電荷を放電し7、積分
回路12をり+ノドし、きらfスイッチS児が開いてコ
ンデンサC】に充’iff @れ、以上−同(条の動作
を繰り返す。
In the integrating circuit 12, when the control signal SW'+ is at a high level, the switch SW+ is closed and the integrating circuit 12 is switched on. When the control signal SW'+ is at a low level, the switch SW+ is opened and the integrating circuit is switched on. -No, when the switch SW+ is closed, the charge in the capacitor CI is discharged. When the switch SW+ is opened, the waveform (b') is
It is charged to 1 and the waveform (c) jumps. When one cycle ends,
Conte': J-Le Shin'747 S prefecture high and low, T2 interspace, Inochi SW2 closed, Contenza CIV
The voltage that appears on C is converted to ZAMBLE L~, and then the controller/L conversion signal SW:! The low level 17-swiss S ■ 7.! 42 is opened and held to produce a wave 'Jibad) signal. After switch S% flashes (), T3 mouth: h and switch SW
+ closes, the charge in the capacitor C4 is discharged again, the integration circuit 12 is turned off, the switch S opens and the capacitor C is charged, and the above operations are repeated. .

波形(d)を入力信号(a)のレベルに合わせるためレ
ベル調整回路14でレベルンントと振幅調整を行ない、
波形(e)とし、出力(e)を電子製版機の制御器4に
人力する。
In order to match the waveform (d) to the level of the input signal (a), a level adjustment circuit 14 performs level and amplitude adjustment,
The waveform (e) is set as waveform (e), and the output (e) is manually inputted to the controller 4 of the electronic plate making machine.

このような回路の信号処理装置を用いれば出力(e)は
−周期の間は変化せず同一レベルであるから、網点によ
る(7−号の動き(脈動)がなくなる。
If a signal processing device with such a circuit is used, the output (e) does not change during the - period and remains at the same level, so the movement (pulsation) of (No. 7-) caused by halftone dots is eliminated.

捷/こ、従来焦点をポカしまた状、態で読取ったものの
ように図柄の情報を損なうことはなく、鮮明さが失なわ
れることもない。
This method does not lose the information of the pattern and does not lose its sharpness, unlike the conventional method of reading by changing the focus and position.

さらて−周期の間、同じ電圧出方なので制御器の信号取
り込み周期を考慮する必要がない。
Furthermore, since the voltage output is the same during the period, there is no need to consider the signal acquisition period of the controller.

この回路を」、人力信号を時間的に積分するため読み+
+yリーtニンザーのアパーチャは、第6図(a)に示
す従来の形状のものよシも、縦と横のバランスを考慮し
て走査方向に偏平させた、例えば第6図(bl)(ll
:りに示す々[1き形状のものを用いるのが好ましい。
This circuit is used to integrate human input signals over time.
The aperture of the +Y-Lead Ninzer is different from the conventional shape shown in Fig. 6(a), but it is flattened in the scanning direction considering the vertical and horizontal balance, for example, Fig. 6(bl) (ll).
: It is preferable to use the shape shown in [1].

21けメインアパーチャ、22けUSM用エリアアパー
ナヤである。このようなアパーチャを使用すれば一周期
で積分した場合に収り入れる網点1面像の情報d口止方
形に近くなる。
A 21-digit main aperture and a 22-digit USM area aperture. If such an aperture is used, the information d of the image of one halftone dot that fits when integrated over one period becomes close to a closed square.

本発明により図柄の情報を損なうことなく、網点による
脈動信号を完全VC除去でき、制御器の信号取り込み周
期を考慮する必要がなく、しかも従来の装置の中間に本
発明の装置を入れるだけで電子製版機本体等の特別な改
造を要せず、実用上極めて犬なる効果を奏する。
According to the present invention, pulsating signals caused by halftone dots can be completely removed by VC without loss of pattern information, there is no need to consider the signal acquisition cycle of the controller, and the device of the present invention can be simply inserted between conventional devices. It does not require any special modification of the electronic plate making machine itself, and is extremely effective in practical use.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は電子製版機の一例の説明図、第2図は本発明の
ブロック図、第3図は本発Q+1の一実施例の回路図、
第4図は第3図の各部のアナログ波形図、第5図は制御
回路から出力されるコントロール信号の波形図、第6図
(a)は従来のアパーチャ、(bl) (b2)は本発
明に使用するアパーチャの一例をそれぞれ示す説明jン
1である。 1 ・原稿、2 回転ドラム、3 シリンダ、4制御器
、5・読み取りセン丈−26彫刻ヘッド、11・・増幅
回路、12・・積分回路、13・→ノーンプルホールド
回路、14・ レベル調整回路、15・制御j回路、1
6 発振器、17・・・エンコーダ、18・・周jυ」
設定ス・fノナ、21・・ノ・インア/々−チャ、22
U S M組上リア了パーチャ。 !1.5許出1(t[+人 共同印刷株式会社代理人升
埋士 高 木 正 折 回 ブIl’l!l−千 1) 捻 回 ノp 1t(i=]−丸 11) 隆 夫第5図 (a) (bl) (b2)
Fig. 1 is an explanatory diagram of an example of an electronic plate making machine, Fig. 2 is a block diagram of the present invention, Fig. 3 is a circuit diagram of an embodiment of the present Q+1,
Figure 4 is an analog waveform diagram of each part in Figure 3, Figure 5 is a waveform diagram of the control signal output from the control circuit, Figure 6 (a) is the conventional aperture, (bl) (b2) is the invention This is an explanation of an example of an aperture used in each case. 1. Original, 2. Rotating drum, 3. Cylinder, 4. Controller, 5. Reading center length - 26 engraving head, 11.. Amplifying circuit, 12.. Integrating circuit, 13. → No-pull hold circuit, 14. Level adjustment circuit. , 15・Control j circuit, 1
6 Oscillator, 17...Encoder, 18...Period jυ"
Settings f nona, 21...no ina/etc., 22
US M assembly rear completion percha. ! 1.5 Permission 1 (t [+ person Kyodo Printing Co., Ltd. Agent Masu Buriji Tadashi Takagi folding time bu Il'l!l-1000 1) twisting nop 1t (i=]-circle 11) Takao No. Figure 5 (a) (bl) (b2)

Claims (1)

【特許請求の範囲】 1 網点により表現された原稿を読み取りセンーリ−−
−で走査し−C読み収り、該読み収り信号を制御器で処
理した後、出力装置に送り、印刷用の版を作製する電子
製版機に接続される装置であ−)で、 前記読み収り信号を増幅する増幅回路と、該増幅回路の
出力信号を積分する積分回路と、該積分回路の出力信号
をサンプルホールドるサンプルホールド回路ト、該サン
フ゛ルア1: −ルド回路からの信号をレベル調整して
制御器に出力するレベル調整回路と、積分回路およびザ
ンブルホ〜ルド回路をコントローノシスるため所定の周
期に設定された・クルレス傷号を出力する制商1回路と
からなる網点信号処理装置。
[Claims] 1. A sensor that reads a document expressed by halftone dots.
- is a device that is connected to an electronic plate making machine that scans with -C, processes the read signal with a controller, and sends it to an output device to produce a printing plate. an amplifier circuit that amplifies the read signal; an integration circuit that integrates the output signal of the amplifier circuit; and a sample hold circuit that samples and holds the output signal of the integration circuit; A halftone dot consisting of a level adjustment circuit that adjusts the level and outputs it to the controller, and a control circuit that outputs a clockless signal set at a predetermined period to control the integrating circuit and the Zamblehold circuit. Signal processing device.
JP58151727A 1983-08-22 1983-08-22 Network point signal processing device Granted JPS6043970A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58151727A JPS6043970A (en) 1983-08-22 1983-08-22 Network point signal processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58151727A JPS6043970A (en) 1983-08-22 1983-08-22 Network point signal processing device

Publications (2)

Publication Number Publication Date
JPS6043970A true JPS6043970A (en) 1985-03-08
JPH0460390B2 JPH0460390B2 (en) 1992-09-25

Family

ID=15524964

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58151727A Granted JPS6043970A (en) 1983-08-22 1983-08-22 Network point signal processing device

Country Status (1)

Country Link
JP (1) JPS6043970A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS631161A (en) * 1986-06-19 1988-01-06 Nec Corp Picture signal processing method and its apparatus
JPS6310879A (en) * 1986-07-01 1988-01-18 Konica Corp Image reading method and its device
JPS6379471A (en) * 1986-09-23 1988-04-09 Konica Corp Method and device for reading image
JPS6379470A (en) * 1986-09-23 1988-04-09 Konica Corp Method and device for reading image
JPS6379475A (en) * 1986-09-23 1988-04-09 Konica Corp Method and device for reading color image
JPS6379474A (en) * 1986-09-23 1988-04-09 Konica Corp Color picture reading method and device for reading color image

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57201232A (en) * 1981-05-20 1982-12-09 Hell Rudolf Dr Ing Gmbh Scanning of screened original
JPS5875374A (en) * 1981-09-10 1983-05-07 ゼロツクス・コ−ポレ−シヨン Device and method of scanning image

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57201232A (en) * 1981-05-20 1982-12-09 Hell Rudolf Dr Ing Gmbh Scanning of screened original
JPS5875374A (en) * 1981-09-10 1983-05-07 ゼロツクス・コ−ポレ−シヨン Device and method of scanning image

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS631161A (en) * 1986-06-19 1988-01-06 Nec Corp Picture signal processing method and its apparatus
JPS6310879A (en) * 1986-07-01 1988-01-18 Konica Corp Image reading method and its device
JPS6379471A (en) * 1986-09-23 1988-04-09 Konica Corp Method and device for reading image
JPS6379470A (en) * 1986-09-23 1988-04-09 Konica Corp Method and device for reading image
JPS6379475A (en) * 1986-09-23 1988-04-09 Konica Corp Method and device for reading color image
JPS6379474A (en) * 1986-09-23 1988-04-09 Konica Corp Color picture reading method and device for reading color image

Also Published As

Publication number Publication date
JPH0460390B2 (en) 1992-09-25

Similar Documents

Publication Publication Date Title
CA2038096A1 (en) Dark current and defective pixel correction apparatus
DE3853815T2 (en) Shading correction circuit in an infrared video camera.
DE69224491D1 (en) Descreening device and procedure
DE19527651A1 (en) Binary image processor
JPS6043970A (en) Network point signal processing device
CA2100064A1 (en) Image undithering apparatus and method
JPS6292579A (en) Image output signal correction and device for the same
EP0390364A3 (en) Image reading devices
US4571573A (en) Apparatus for converting an analog signal to a binary signal
ATE114391T1 (en) DEVICE FOR OVERLAYING A FIRST IMAGE INTO A SECOND IMAGE ON A SCREEN.
JPH0345081A (en) Drift correction circuit
JP2577005B2 (en) Binarization processing circuit
JP2734257B2 (en) Image signal processing method
JPH01147780A (en) Image reader
JP4076127B2 (en) Image reading device
JPS62181575A (en) Picture processor
JPH05127643A (en) Image processor
JP3074941B2 (en) Sampling clock adjustment device
SU746917A1 (en) Analog signal converter
JP2730084B2 (en) Image signal processing circuit in image scanner
JPS63191473A (en) Method and device for image recording
JP3142357B2 (en) Signal processing device
JPS5813064B2 (en) sampling couch
JPS62183678A (en) Picture processor
JPS6380681A (en) Forming method for halftone