JPS6042496Y2 - Shock noise prevention circuit - Google Patents

Shock noise prevention circuit

Info

Publication number
JPS6042496Y2
JPS6042496Y2 JP1977023444U JP2344477U JPS6042496Y2 JP S6042496 Y2 JPS6042496 Y2 JP S6042496Y2 JP 1977023444 U JP1977023444 U JP 1977023444U JP 2344477 U JP2344477 U JP 2344477U JP S6042496 Y2 JPS6042496 Y2 JP S6042496Y2
Authority
JP
Japan
Prior art keywords
time constant
charging
circuit
turned
discharging
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1977023444U
Other languages
Japanese (ja)
Other versions
JPS53118444U (en
Inventor
徹夫 高橋
登 西海枝
Original Assignee
株式会社ケンウッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社ケンウッド filed Critical 株式会社ケンウッド
Priority to JP1977023444U priority Critical patent/JPS6042496Y2/en
Publication of JPS53118444U publication Critical patent/JPS53118444U/ja
Application granted granted Critical
Publication of JPS6042496Y2 publication Critical patent/JPS6042496Y2/en
Expired legal-status Critical Current

Links

Landscapes

  • Noise Elimination (AREA)
  • Circuits Of Receivers In General (AREA)
  • Amplifiers (AREA)

Description

【考案の詳細な説明】 この考案は、種々の電子機器において、電源オン・オフ
時及び信号切換スイッチの切換動作時に発生するショッ
クノイズを防止するためのショックノイズ防止回路を提
供することを目的とするものである。
[Detailed description of the invention] The purpose of this invention is to provide a shock noise prevention circuit for preventing shock noise that occurs when power is turned on/off and when a signal changeover switch is switched in various electronic devices. It is something to do.

以下この考案の構成及び動作を図面に基づいて説明する
The configuration and operation of this invention will be explained below based on the drawings.

第1図はこの考案の一実施例を示す回路図で、1は電子
機器(増幅器、FM受信機等)、2は複数の入力信号の
いずれか1つを選択するための切換スイッチ、3は出力
端子、4は電源スィッチ、5は電子機器1の電源回路、
6は電源回路5の電源立上り時定数より大きな充電時定
数及び電源立下り時定数より小さな時定数で変化する充
放電電圧を得る充放電回路、7はスイッチングトランジ
スタ、8はリレー、8aはリレー接点、9は切換スイッ
チと連動して切換スイッチ2の切換動作時を含む所定時
間の間、オンするスイッチである。
FIG. 1 is a circuit diagram showing an embodiment of this invention, in which 1 is an electronic device (amplifier, FM receiver, etc.), 2 is a changeover switch for selecting one of a plurality of input signals, and 3 is a circuit diagram showing an embodiment of this invention. Output terminal, 4 is a power switch, 5 is a power circuit for electronic equipment 1,
6 is a charging/discharging circuit that obtains a charging/discharging voltage that changes with a charging time constant larger than the power supply rise time constant and a time constant smaller than the power supply fall time constant of the power supply circuit 5; 7 is a switching transistor; 8 is a relay; 8a is a relay contact , 9 are switches that are turned on for a predetermined period of time including the switching operation of the changeover switch 2 in conjunction with the changeover switch.

充放電回路6は抵抗6at 6bt 6c、コンデ
ンサ6dt 6et 6f、ダイオード6g、6hで構
成されている。
The charging/discharging circuit 6 is composed of resistors 6at, 6bt, 6c, capacitors 6dt, 6et, 6f, and diodes 6g, 6h.

以上のような構成において、まず電源スィッチ4をオン
すると、電源回路5の電源電圧は所定の時定数で立ち上
って定常値に達し電子機器1を動作させる。
In the above configuration, when the power switch 4 is first turned on, the power supply voltage of the power supply circuit 5 rises with a predetermined time constant and reaches a steady value, causing the electronic device 1 to operate.

しかしながら充放電回路6の充電電圧は電源回路5の電
源時定数より大きな時定数、すなわち抵抗6b、6c及
びコンデンサ6e、6fよりなる2つの時定数回路で決
まる時定数で上昇するため、電源スィッチ4のオン時、
所定時間の間、トランジスタ7がオフ状態を保ち、リレ
ー8は動作せずリレー接点8aがオフ状態のままとなる
However, the charging voltage of the charging/discharging circuit 6 rises with a time constant larger than the power supply time constant of the power supply circuit 5, that is, with a time constant determined by two time constant circuits consisting of resistors 6b, 6c and capacitors 6e, 6f. When on,
For a predetermined period of time, transistor 7 remains off, relay 8 does not operate, and relay contact 8a remains off.

したがって、電源回路5の電源電圧が定常値に達するま
でに発生するショックノイズは出力端子3に現われない
Therefore, shock noise generated until the power supply voltage of the power supply circuit 5 reaches a steady value does not appear at the output terminal 3.

また電源回路5の電源電圧が定常値に達した後、所定値
まで上昇した充放電回路6の充電電圧、すなわちコンデ
ンサ6fの充電電圧によってトランジスタ7がオン状態
となり、リレー8が動作リレー接点8aがオン状態とな
って、出力端子3には出力信号が得られる。
Further, after the power supply voltage of the power supply circuit 5 reaches a steady value, the charging voltage of the charging/discharging circuit 6 that has risen to a predetermined value, that is, the charging voltage of the capacitor 6f, turns on the transistor 7, and the relay 8 is activated.The relay contact 8a is turned on. It is in the on state and an output signal is obtained at the output terminal 3.

次に電源スィッチ4をオフすると、充放電回路6の充電
電圧は電源回路5の電源時定数より小さい時定数すなわ
ちコンデンサ6e、6fの充電電圧がダイオード6gt
6hを介して放電する時の時定数で減少するため、電源
オフ後すぐにトランジスタ7はオフ状態となり、リレー
8が非動作となってリレー接点8aが開く。
Next, when the power switch 4 is turned off, the charging voltage of the charging/discharging circuit 6 has a time constant smaller than the power supply time constant of the power supply circuit 5, that is, the charging voltage of the capacitors 6e and 6f is changed to the diode 6gt.
Since the time constant decreases when discharging through 6h, the transistor 7 is turned off immediately after the power is turned off, the relay 8 becomes inactive, and the relay contact 8a opens.

したがって、電源オフ時電源回路5の電源電圧が零にな
るまでに電子機器1中に発生するショックノイズは出力
端子3に現われない。
Therefore, the shock noise generated in the electronic device 1 does not appear at the output terminal 3 until the power supply voltage of the power supply circuit 5 becomes zero when the power is turned off.

次に、電源オン後の定常状態において入力信号を選択す
るために切換スイッチを切換えると、それと連動してス
イッチ9が切換スイッチ2の切換動作時を含む所定時間
の間のみオン状態となり、コンデンサ6fの充電電圧が
スイッチ9を介して瞬時に放電される。
Next, when the changeover switch is changed over to select an input signal in a steady state after the power is turned on, the switch 9 is turned on only for a predetermined time including the switching operation of the changeover switch 2, and the capacitor 6f The charging voltage is instantly discharged via switch 9.

そして切換スイッチ2の切換動作が完了した後スイッチ
9がオン状態からオフ状態に戻ると、コンデンサ6fの
充電電圧は抵抗6c及びコンデンサ6fで決まる時定数
で上昇し元の状態に復帰する。
When the switch 9 returns from the on state to the off state after the switching operation of the changeover switch 2 is completed, the charging voltage of the capacitor 6f increases with a time constant determined by the resistor 6c and the capacitor 6f, and returns to the original state.

したがって、トランジスタ7は切換スイッチ2の切換動
作時所定時間の間オフ状態となり、リレー8が非動作状
態となってリレー接点が開く。
Therefore, the transistor 7 is turned off for a predetermined period of time when the changeover switch 2 is switched, and the relay 8 is turned off and the relay contact is opened.

よって、切換スイッチ2の切換動作時に発生するショッ
クノイズも出力端子には現われない。
Therefore, the shock noise generated during the switching operation of the changeover switch 2 does not appear at the output terminal.

なお、切換スイッチ2の切換動作時のショックノイズを
防止するための出力信号線路遮断時間は抵抗6cとコン
デンサ6fのみで決まる時定数で決定されるので、電源
オン時のショックノイズを防止するための出力信号線路
遮断時間とは無関係に適宜に設定することができる。
Note that the output signal line cut-off time to prevent shock noise during the switching operation of the changeover switch 2 is determined by a time constant determined only by the resistor 6c and capacitor 6f. It can be set as appropriate regardless of the output signal line cutoff time.

第2図は第1図におけるスイッチ9の具体的構成例を示
すものである。
FIG. 2 shows a specific example of the configuration of the switch 9 in FIG. 1.

第2図において、1oは接点10a、10b及び接片1
0cを有するメイク・ビフォア・ブレイク型スイッチで
第1図の切換スイッチ2と速動するものであり、接片1
0cは十B電源に接続され、接点10a、10bはそれ
ぞれ抵抗11.12を介してトランジスタ13のベース
に接続されている。
In Fig. 2, 1o indicates contacts 10a, 10b and contact piece 1.
It is a make-before-break type switch with 0c and operates quickly like the changeover switch 2 in Fig. 1, and the contact piece 1
0c is connected to a 10B power supply, and contacts 10a and 10b are connected to the base of a transistor 13 via resistors 11 and 12, respectively.

トランジスタ13のベースは抵抗14を介して−B電源
に接続され、エミッタはアースされ、コレクタは第1図
のトランジスタ7のベースに接続されている。
The base of the transistor 13 is connected to the -B power supply via the resistor 14, the emitter is grounded, and the collector is connected to the base of the transistor 7 shown in FIG.

すなわち第2図に示した構成全体が第1図のスイッチ9
と等価な動作を行なうものである。
In other words, the entire configuration shown in FIG. 2 is the switch 9 in FIG.
It performs the equivalent operation.

の構成においては第1図の切換スイッチ2の切換動作時
、それと連動するスイッチ10の接片10cが接点10
a、10bの両方に接触している間のみトランジスタ1
3がオン状態となる。
In the configuration shown in FIG. 1, when the changeover switch 2 in FIG.
Transistor 1 only while in contact with both a and 10b
3 is turned on.

以上述べたように、この考案によれば、電源オン・オフ
時及び信号切換スイッチの切換動作時に発生するショッ
クノイズを共に完全に防止することができる。
As described above, according to this invention, it is possible to completely prevent shock noise that occurs when the power is turned on and off and when the signal changeover switch is switched.

また、信号切換スイッチの切換動作時のショックノイズ
防止のための出力信号線路遮断時間は、電源オン時のシ
ョックノイズ防止のための出力信号線路遮断時間とは無
関係に適宜に選ぶことができる。
Further, the output signal line cutoff time for preventing shock noise during the switching operation of the signal changeover switch can be appropriately selected regardless of the output signal line cutoff time for preventing shock noise when the power is turned on.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの考案の一実施例を示す回路図、第2図は第
1図における要部の具体的構成例である。 1・・・・・・電子機器、2・・・・・・切換スイッチ
、3・・・・・・出力端子、4・・・・・・電源スィッ
チ、5・・・・・・電源回路、6・・・・・・充放電回
路、7・・・・・・スイッチングトランジスタ、8・・
・・・・リレー、8a・・・・・・リレ接点、9・・・
・・・スイッチ。
FIG. 1 is a circuit diagram showing one embodiment of this invention, and FIG. 2 is a specific example of the configuration of the main parts in FIG. 1. 1... Electronic equipment, 2... Changeover switch, 3... Output terminal, 4... Power switch, 5... Power circuit, 6... Charge/discharge circuit, 7... Switching transistor, 8...
...Relay, 8a...Relay contact, 9...
···switch.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 抵抗およびコンデンサより成る時定数回路を2つ縦続接
続し、電源オン時の電源時定数より大きな充電時定数及
び電源オフ時の電源時定数より小さい放電時定数で変化
する充放電電圧を得る充放電回路と、複数の入力信号の
いずれか1つを選択するための切換スイッチの切換動作
と連動して上記充放電回路中の1つの時定数回路のコン
デンサを放電動作させる手段と、上記充放電回路よりの
充放電電圧によってオン・オフ動作するスイッチングト
ランジスタと、該スイッチングトランジスタのオン・オ
フ動作によって制御され、電源オン時から所定時間の間
及び電源オフ時と同時にかつ上記切換スイッチの切換動
作時を含む所定時間の間、出力信号線路を遮断するリレ
ーとを具備して成るショックノイズ防止回路。
A charging/discharging method in which two time constant circuits consisting of a resistor and a capacitor are connected in series to obtain a charge/discharge voltage that changes with a charging time constant that is larger than the power supply time constant when the power is turned on and a discharge time constant that is smaller than the power supply time constant when the power is turned off. a circuit, means for discharging a capacitor of one time constant circuit in the charging/discharging circuit in conjunction with a switching operation of a changeover switch for selecting any one of the plurality of input signals, and the charging/discharging circuit. It is controlled by the on/off operation of the switching transistor, which is turned on and off depending on the charging and discharging voltage of A shock noise prevention circuit comprising: a relay that interrupts an output signal line for a predetermined period of time.
JP1977023444U 1977-02-28 1977-02-28 Shock noise prevention circuit Expired JPS6042496Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1977023444U JPS6042496Y2 (en) 1977-02-28 1977-02-28 Shock noise prevention circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1977023444U JPS6042496Y2 (en) 1977-02-28 1977-02-28 Shock noise prevention circuit

Publications (2)

Publication Number Publication Date
JPS53118444U JPS53118444U (en) 1978-09-20
JPS6042496Y2 true JPS6042496Y2 (en) 1985-12-27

Family

ID=28860063

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1977023444U Expired JPS6042496Y2 (en) 1977-02-28 1977-02-28 Shock noise prevention circuit

Country Status (1)

Country Link
JP (1) JPS6042496Y2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS631452Y2 (en) * 1979-03-12 1988-01-14

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4924517A (en) * 1972-06-29 1974-03-05

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5239874Y2 (en) * 1972-05-16 1977-09-09

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4924517A (en) * 1972-06-29 1974-03-05

Also Published As

Publication number Publication date
JPS53118444U (en) 1978-09-20

Similar Documents

Publication Publication Date Title
US3559072A (en) Electronic shut-off timers
US3870905A (en) Switching circuit
JPS6042496Y2 (en) Shock noise prevention circuit
US4323789A (en) Sequencer for power supply voltages
US3846648A (en) Solid-state timer switch providing ac power to a load for a predetermined time after a main source of power is removed
JPS6339162B2 (en)
JPS5921554Y2 (en) Instant return type delay circuit
JPS6010117Y2 (en) AFT control circuit
JPS5910829Y2 (en) AM-FM switching circuit
KR810000274Y1 (en) Audio muting circuit
JPS5811077Y2 (en) switching circuit
JPS6025152Y2 (en) muting circuit
JPS5837134Y2 (en) muting circuit
US3549906A (en) Control circuit responsive to positive or negative transient signal or to power supply voltage decrease to fire scr
US3509361A (en) Timer circuit
JPS6025153Y2 (en) Muting signal generation circuit
JPS6332283B2 (en)
JPS5811055Y2 (en) audio transmitting circuit
JPS635296Y2 (en)
JPS6336277Y2 (en)
JPS5813634Y2 (en) Muting signal generation circuit
JPS6025157Y2 (en) Amplification switching device
JPS6042498Y2 (en) Muting signal generation circuit
JPS5915147Y2 (en) Malfunction prevention device for digital frequency display device with built-in clock
JPS5826850B2 (en) Astable multivibrator