JPS60160122A - Method for alignment of mask - Google Patents

Method for alignment of mask

Info

Publication number
JPS60160122A
JPS60160122A JP59018056A JP1805684A JPS60160122A JP S60160122 A JPS60160122 A JP S60160122A JP 59018056 A JP59018056 A JP 59018056A JP 1805684 A JP1805684 A JP 1805684A JP S60160122 A JPS60160122 A JP S60160122A
Authority
JP
Japan
Prior art keywords
mask
key
width
alignment
sides
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59018056A
Other languages
Japanese (ja)
Other versions
JPH023534B2 (en
Inventor
Shunji Nakada
俊次 中田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP59018056A priority Critical patent/JPS60160122A/en
Publication of JPS60160122A publication Critical patent/JPS60160122A/en
Publication of JPH023534B2 publication Critical patent/JPH023534B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Electronic Switches (AREA)

Abstract

PURPOSE:To perform the alignment of a mask by a method wherein a plurality of narrow auxiliary keys are arranged on both sides of a wide main key, and the condition of arrangement of the auxiliary key protruding from both sides of the pattern which was completed previously is coincided. CONSTITUTION:A main key 14, which is a little narrower than the width of the protruded glaze layer 2 located on a ceramic substrate 1 is provided on a mask 11 and a plurality of auxiliary keys 15 are arranged on both sides of the main key 14 as matching keys 13. The pitch of the auxiliary keys 15 is set in accordance with the desired alignment accuracy. For example, when the adjustment error of the differences M1 and M2 of protruding width on both sides is going to be brought to 2-5mum, it is effective if the width and the interval of each auxiliary key is formed at 10-20mum. When there is a difference in width between the layer 2 and the key 13, the protrusions M1 and M2 are read visually or electrooptically, and an accurate alignment can be performed on the mask and the pattern which has already been formed.

Description

【発明の詳細な説明】 この発明はフォトエツチングの露光の際に使用するマス
クの位置合わせ方法に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for aligning a mask used during photoetching exposure.

周知のよりにこの種マスクは、パタニングシヨりとする
半導体ウェファ、セラミック等の基板の表面に塗ったレ
ジストの表面に配置し、その上面から紫外線を照射する
ことによって露光するのに使用する。普通数回忙わたる
拡散、フォトエツチング等を行なりので、その前処でき
ているパターンに高精廖をもってこのマスクを位置合わ
せすることづt必要である。
As is well known, this type of mask is placed on the surface of a resist coated on the surface of a substrate such as a semiconductor wafer or ceramic that is to be patterned, and is used for exposure by irradiating ultraviolet rays from above. Since diffusion, photoetching, etc. are usually performed several times, it is necessary to align the mask with the pre-prepared pattern with high precision.

たとえばサーマにプリントヘッドの製作に際しても、こ
の種マスクを使用してフォトエツチングを行へことがあ
る。すなわち第1−0第2図に示すよりに、セラミック
等の基板10表面に突条状のグレーズ層2を設け、その
頂面に抵抗層8による発熱部4を設置し、Wに抵抗層8
に導電層5を重ね合わせて通電用のす1+ yとする。
For example, when manufacturing a thermal printhead, this type of mask is sometimes used for photoetching. That is, as shown in FIGS. 1-0 and 2, a protruding glaze layer 2 is provided on the surface of a substrate 10 made of ceramic or the like, a heat generating portion 4 made of a resistance layer 8 is provided on the top surface of the glaze layer 2, and a resistance layer 8 is provided on the W.
A conductive layer 5 is superimposed on the conductive layer 5 to form a conductive layer 1+y.

この種のサーマルプリントヘッドにおいては、まず抵抗
層8を、又その表面に導電層5をそれぞれ蒸着等により
薄−として形成し、これを所要のパターンどおりに処理
する。そして発熱部4f形成するために、グレーズ層2
0頂面にbuて、抵抗層80表面にある導電層5をエツ
チングで除去する。除去されたあとに露出する抵抗層部
分が発熱部4となる。
In this type of thermal print head, first a resistive layer 8 and a thin conductive layer 5 are formed on the surface of the resistive layer 8 by vapor deposition or the like, and then processed into a desired pattern. Then, in order to form the heat generating part 4f, the glaze layer 2
The conductive layer 5 on the surface of the resistor layer 80 is removed by etching on the top surface of the resistor layer 80. The portion of the resistance layer exposed after being removed becomes the heat generating portion 4.

なお5Aは個別リード、5Bは共通リードで、前記のよ
らにバターニングによって形成される。
Note that 5A is an individual lead and 5B is a common lead, which are formed by patterning as described above.

ところで前′記したよりに発熱部4はグレーズ層20頂
面に位置してbることが重要で、もしこれ赤いずれか一
方の側縁#Cかたよった位置に形成されるよりなことが
あると、往復印字の際に印字濃廖が異なってしまりより
になる。そのため発熱部4の形成のkめのエツチングに
際してはその露出の際に使用するマスクをグレーズ層2
に対して高精廖に位置合わせすることが要求される。一
般にこの種の位置合わせにはアラインメントキーが使用
される。これはマスク忙露光のためのパターンとともに
予めパタニングされて込る。
By the way, as mentioned above, it is important that the heat generating part 4 is located on the top surface of the glaze layer 20, and if it is formed in a position that is offset from one of the side edges #C. Then, when printing back and forth, the print density will be different and it will become stiffer. Therefore, when performing the kth etching to form the heat generating part 4, the mask used for exposing the heat generating part 4 is set to the glaze layer 2.
High-precision alignment is required. Alignment keys are generally used for this type of alignment. This is patterned in advance together with the pattern for mask exposure.

第5図は従来のマスクのアラインメントキー6を示し、
その幅Wをグレーズ層2の幅にほぼ等しく設定されであ
る。アラインメントキー6渭グレーズ層2とその幅にか
いて合致したとき、発熱部4のパターンBグレーズ層2
0頂面と合致するよりにしである。しかし実際問題とし
てグレーズ層2のパターンは常に同じ精廖で形成される
わけではな(1図のよりにその幅に広狭の誤差が生ずる
のは避けられない。そのため図のよりに両者の幅に差が
生ずる。従来では両側の幅の差Ml @ Mlを目視し
て両差が等しくなるように基板又はマスクを位置調整し
ている。しかしこれでは両差の比較0欅があいまbとな
らざるを得ないので、どすしてもlO〜80μ程廖の調
整誤差づ;生じていた。
FIG. 5 shows a conventional mask alignment key 6,
The width W is set approximately equal to the width of the glaze layer 2. When the alignment key 6 matches the width of the glaze layer 2, the pattern B of the heat generating part 4 glaze layer 2
It is better to match the 0 top surface. However, as a practical matter, the pattern of glaze layer 2 is not always formed with the same precision (as shown in Figure 1, it is inevitable that there will be errors in the width of both widths. A difference occurs. Conventionally, the position of the substrate or mask is adjusted by visually observing the width difference Ml @ Ml on both sides so that both differences are equal. However, in this case, the comparison of the two differences does not result in an ambiguous result. Therefore, an adjustment error of about 10 to 80 μm occurred no matter what.

この発明はマスクの位置合わせ精廖を、簡単な方法で向
上させることを目的とする。
The purpose of this invention is to improve the precision of mask alignment using a simple method.

この発明の実施例を第8図、第4図によって鮮明する。An embodiment of the invention is clearly illustrated in FIGS. 8 and 4.

、11はマスク、12け発熱部4の形成のためのパター
ンとする。この発明にしたゴー、マスク11にパターニ
ングされるアラインメントキー18として規定のグレー
ズ層2の幅より僅かに狭い幅の主キー14と、その両側
に位置する細幅の副キー15の複数とにより形成する。
, 11 is a mask, and 12 is a pattern for forming the heat generating portion 4. In this invention, the alignment key 18 patterned on the mask 11 is formed by a main key 14 having a width slightly narrower than the prescribed width of the glaze layer 2, and a plurality of narrow sub-keys 15 located on both sides of the main key 14. do.

副キー16けそのピッチを、マスクの希望する位置合わ
せ精廖に応じて設定されである。たとえば前記した差M
*、Mmの調整誤差を2〜6μ程膚としたー場合は、副
キー15の各輻及びその間隔(スリット幅)をそれぞれ
10−20μとするとよい。
The pitch of the auxiliary keys 16 is set according to the desired alignment precision of the mask. For example, the difference M
If the adjustment error of * and Mm is about 2 to 6 microns, each radius of the sub key 15 and the interval (slit width) between them should be set to 10 to 20 microns.

マスクの位置合わせ状部を拡大して示したの−A!第4
図である。グレーズ層2と7ラインメントキー18との
幅に差があるとき、グレーズ層2の側面からはみ出て位
置する副キー15の数を読むことによって−あたかも目
盛を入れたときと同じよらにして、差Ml m M、を
めることがマきる。したがって両差がと本に等しくなる
よりにするためのマスク又は基板の位置調整は容易とな
る。々か副キー1f+の数の読みは従来のよりに目視に
よってもよいが、これに代えて電電光学的にパターン認
識するようにすれば自動位置合わせも可能となる。
The alignment part of the mask is shown enlarged-A! Fourth
It is a diagram. When there is a difference in width between the glaze layer 2 and the 7-linement key 18, by reading the number of sub-keys 15 located protruding from the side of the glaze layer 2 - as if the scale was inserted, It is possible to calculate the difference Ml m M. Therefore, it is easy to adjust the position of the mask or the substrate so that the difference between the two sides is equal to that of the original. The numbers of the subkeys 1f+ may be read visually rather than conventionally, but if pattern recognition is performed electro-electronically instead, automatic positioning becomes possible.

実際には、1枚のセラミック基板から多数のサーマVプ
リントヘッドを同時に製作するのを普通としている。し
た値ぶって1枚のマスクには多数個の同じパターンガ会
列されて−るので、この場合でもこの発明は適用される
。更にマスクの位置合わせ精廖を高めるために顕像鏡の
分割耕野を用いるとと渭ある−751、この場合でもこ
の発明の適用が可能であることはbうまでもな−。
In practice, it is common to fabricate multiple Therma-V printheads simultaneously from a single ceramic substrate. Since a large number of identical patterns are arranged in one mask, the present invention can be applied to this case as well. Furthermore, it is possible to use a divided field of the microscope to improve the accuracy of mask alignment, and it goes without saying that the present invention can be applied in this case as well.

以上詳述したよりにこの発明によれば−単にアラインメ
ントキーの形状に変更を加えるだけで一マスクとその前
にできてbるパターンとを高精廖に位置合わせができる
よりになるといった効果を奏する。
As detailed above, according to the present invention, it is possible to achieve high-precision alignment between one mask and the pattern formed before it simply by changing the shape of the alignment key. play.

【図面の簡単な説明】[Brief explanation of the drawing]

@1図はサーマルプリントヘラFの平面図、第2図は同
断面ば、第8図はこの発明による位置合わせ状綿を示す
平面図、第4図は第8図の一部の拡大図、第5図は従来
例の一部の拡大平面図である。 11−・・・・・マスク、1g・・・・・・アラインメ
ントキー。
@ Figure 1 is a plan view of the thermal print spatula F, Figure 2 is a cross section of the same, Figure 8 is a plan view showing the aligned cotton according to the present invention, Figure 4 is an enlarged view of a part of Figure 8, FIG. 5 is an enlarged plan view of a part of the conventional example. 11-...Mask, 1g...Alignment key.

Claims (1)

【特許請求の範囲】[Claims] WXりに形成されてあ石アラインメントキーを、広巾の
主キーと、その画@に並ぶ複数の細巾の副キーとにより
構成し、前にできてbるパターンの画側面からはみ出る
前記副キーの配列状況省一致するよりに前記マスクを前
記パターンに位置ずけるよらにしたマスクの位置合わせ
方法。
The stone alignment key is formed in the shape of WX, and is composed of a wide main key and a plurality of narrow sub-keys lined up in the pattern @, and the sub-keys protrude from the side of the image of the pattern formed in front. A method for positioning a mask in which the mask is positioned on the pattern in a manner that matches the arrangement condition of the mask.
JP59018056A 1984-01-30 1984-01-30 Method for alignment of mask Granted JPS60160122A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59018056A JPS60160122A (en) 1984-01-30 1984-01-30 Method for alignment of mask

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59018056A JPS60160122A (en) 1984-01-30 1984-01-30 Method for alignment of mask

Publications (2)

Publication Number Publication Date
JPS60160122A true JPS60160122A (en) 1985-08-21
JPH023534B2 JPH023534B2 (en) 1990-01-24

Family

ID=11961036

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59018056A Granted JPS60160122A (en) 1984-01-30 1984-01-30 Method for alignment of mask

Country Status (1)

Country Link
JP (1) JPS60160122A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52144973A (en) * 1976-05-28 1977-12-02 Hitachi Ltd Positioning method of semiconductor wafers
JPS59208722A (en) * 1983-05-13 1984-11-27 Oki Electric Ind Co Ltd Alignment mark for semiconductor integrated circuit device
JPS6077421A (en) * 1983-10-05 1985-05-02 Fujitsu Ltd Alignment pattern

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52144973A (en) * 1976-05-28 1977-12-02 Hitachi Ltd Positioning method of semiconductor wafers
JPS59208722A (en) * 1983-05-13 1984-11-27 Oki Electric Ind Co Ltd Alignment mark for semiconductor integrated circuit device
JPS6077421A (en) * 1983-10-05 1985-05-02 Fujitsu Ltd Alignment pattern

Also Published As

Publication number Publication date
JPH023534B2 (en) 1990-01-24

Similar Documents

Publication Publication Date Title
JPH0529638B2 (en)
US6924090B2 (en) Method of recording identifier and set of photomasks
EP1291722B1 (en) Method of recording identifier and set of photomasks
JPS60160122A (en) Method for alignment of mask
JPH0578146A (en) Method for processing photosensitive glass and ink jet head produced by the same method
JPH0560584B2 (en)
JP2863283B2 (en) Thermal head and method of manufacturing the same
JPS6212618Y2 (en)
JPS6363383B2 (en)
JP3261145B2 (en) Manufacturing method of thermal head
JP2827516B2 (en) End face type thermal head and method of manufacturing the same
JP2544143B2 (en) Method for manufacturing end face thermal head
JPH04308769A (en) Thermal printing head
JPH07186427A (en) Manufacture of thermal print head
JPH08258310A (en) Thermal head and its manufacture
JPH0788095B2 (en) Masking device for photolithography of thermal head
JPH04249164A (en) Manufacture of thermal head
JPH0266994A (en) Thick film printed substrate
JPH03207669A (en) Thermal head and production thereof
JPH0447952A (en) Thermal head
JPH0630885B2 (en) Method of manufacturing thermal head
JPH06171132A (en) Method of positioning thermal head
JPS60224227A (en) Pattern forming method for resist film
JPH0516584B2 (en)
JPH0578149A (en) Method for processing photosetting glass and ink jet head produced by the same method

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees