JPS60110124A - Processing method of fine pattern - Google Patents

Processing method of fine pattern

Info

Publication number
JPS60110124A
JPS60110124A JP21826783A JP21826783A JPS60110124A JP S60110124 A JPS60110124 A JP S60110124A JP 21826783 A JP21826783 A JP 21826783A JP 21826783 A JP21826783 A JP 21826783A JP S60110124 A JPS60110124 A JP S60110124A
Authority
JP
Japan
Prior art keywords
resist pattern
substrate
heat treatment
dry etching
far ultraviolet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP21826783A
Other languages
Japanese (ja)
Inventor
Tatsuhiko Yamao
山尾 達彦
Toru Okuma
徹 大熊
Yoshihiro Todokoro
義博 戸所
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp, Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electronics Corp
Priority to JP21826783A priority Critical patent/JPS60110124A/en
Publication of JPS60110124A publication Critical patent/JPS60110124A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)

Abstract

PURPOSE:To easily realize high precision dry etching by executing the dry etching after irradiating a resist pattern formed on a substrate with the far ultraviolet ray of particular wavelength for the heat treatment. CONSTITUTION:The resist pattern of predetermined shape formed on a substrate is irradiated with the far ultraviolet ray with wavelength of 300nm for the heat processing up to 200 deg.C or higher. Thereafter, the substrate is dry etched with the resist pattern used as the mask. For example, after an SiO2 film 2 is formed on an Si substrate 1, a resist pattern 3 is formed. The resist pattern is then irradiated with the far ultraviolet ray 4 with peak wavelength of 300nm or less using the Xe-Hg lamp. Moreover, after the heat treatment for 30min at 270 deg.C under the N2 ambient, the reactive ion etching is carried out using the C3F8 gas for the patterning of SiO2 film 2.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は微Ailしくターン加工方法、とくに、レジス
トパターンをマスクとする基板のドライエツチング方法
に関するものである。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to a method for finely turning a pattern, particularly to a method for dry etching a substrate using a resist pattern as a mask.

従来例の構成とその問題点 半導体素子の微細化に伴いドライエ・ノチング技術の利
Ll]がすすんでいる。
Conventional Structures and Problems With the miniaturization of semiconductor devices, the benefits of dry notching technology are increasing.

第1図にホトレジストをマスクとした、基板面上薄膜の
ドライエツチング工程を示す。第1図aで示されるよう
な半導体基板1上の薄膜2を、レジストパターン3をマ
スクとしたものを、ドライエンチングする場合、第1図
すに示すように、工、ノチング媒体に接するレジストパ
ターン3の形状自身がくずれるために、薄膜2に所望の
パターンを形成することが困難であった。
FIG. 1 shows the process of dry etching a thin film on a substrate surface using a photoresist as a mask. When dry etching a thin film 2 on a semiconductor substrate 1 as shown in FIG. 1a using a resist pattern 3 as a mask, as shown in FIG. Since the shape of the pattern 3 itself was distorted, it was difficult to form a desired pattern on the thin film 2.

発明の目的 本発明は上記の問題を解決し、ドライエツチングにおい
てレジストパターン形状くずれを起こさず、良好なパタ
ーン形成を行うことの出来る微細パターン加工方法を提
供することを目的としている。
OBJECTS OF THE INVENTION It is an object of the present invention to solve the above-mentioned problems and to provide a fine pattern processing method that can form a good pattern without causing deformation of the resist pattern shape during dry etching.

発明の構成 本発明は、基板上に形成された所定形状のレジストパタ
ーンに、波長300 n m以下の遠紫外光を照射し、
200℃以上の熱処理を行った後、前記レジストパター
ンをマスクとしてドライエツチングにより前記基板を精
度良く加工するもので、本発明を用いることにより、高
精度なドライエツチングが容易にできる。
Structure of the Invention The present invention irradiates a resist pattern of a predetermined shape formed on a substrate with deep ultraviolet light having a wavelength of 300 nm or less,
After heat treatment at 200° C. or higher, the substrate is processed with high accuracy by dry etching using the resist pattern as a mask. By using the present invention, highly accurate dry etching can be easily performed.

実施例の説明 本発明の実施例を第2図に示す。Si基板1上に厚さ0
.6μmの8102膜2を形成した後、東京応化製ホト
レジスト0FPR800を用いてレジストパターン3を
形成する(第2図a)。X e −Hgランプを用いて
、ピーク波長が30Qnm以下の遠紫外光4を、20m
W/dの強さで3分間照射する(第2図b)。さらに、
N2雰囲気中で270℃。
DESCRIPTION OF THE EMBODIMENTS An embodiment of the present invention is shown in FIG. 0 thickness on Si substrate 1
.. After forming the 8102 film 2 of 6 μm, a resist pattern 3 is formed using photoresist 0FPR800 manufactured by Tokyo Ohka Co., Ltd. (FIG. 2a). Using an X e -Hg lamp, far ultraviolet light 4 with a peak wavelength of 30 Qnm or less was emitted at a distance of 20 m.
Irradiate for 3 minutes at an intensity of W/d (Figure 2b). moreover,
270°C in N2 atmosphere.

30分の熱処理を行った後、03F8ガスを用いて反応
性イオンエツチングを行うことにより、SiO膜2のパ
ターニングを行う(第2図C)。
After 30 minutes of heat treatment, the SiO film 2 is patterned by reactive ion etching using 03F8 gas (FIG. 2C).

エツチング条件は、RF出力0 、2 sW/cd 、
 C3F 8ガス流1i20sccm 、圧力aPaで
委る。その結果、レジストパターン3の形状は、ドライ
エ、ランプにより変化せず、これにより、Si○2膜2
にχ・1しても、寸法精度の良いノ(ターンを得ること
力ぶできる。
The etching conditions were RF output 0, 2 sW/cd,
A C3F8 gas flow of 1i20 sccm and a pressure of aPa are applied. As a result, the shape of the resist pattern 3 does not change due to the dryer and lamp, and as a result, the shape of the resist pattern 3 does not change due to the dryer and lamp.
Even if it is χ・1, it is possible to obtain a turn with good dimensional accuracy.

なお、遠紫外光照射後、熱処理をしないか、あるいは熱
処理が200℃未満の低い温度の場合には、第1図に示
したレジスト形状のくずれが生じる。
Note that if heat treatment is not performed after irradiation with deep ultraviolet light, or if heat treatment is performed at a low temperature of less than 200° C., the resist shape shown in FIG. 1 will be distorted.

レジスト形状を変えないためには、200℃以」二の熱
処理が必要である。第3図に熱処理温度とレジストパタ
ーン変形との関係をグラフに示す。熱処理温度が高くな
るほど、長時間エツチングしてもレジスト形状は変化し
ない。
In order not to change the resist shape, heat treatment at 200° C. or higher is necessary. FIG. 3 shows a graph of the relationship between heat treatment temperature and resist pattern deformation. The higher the heat treatment temperature is, the more the resist shape does not change even if etched for a long time.

第4図に、高温熱処理により、レジストパターンが変形
するのを防止するために必要な遠紫外光照射時間を示す
。照射時間が長いほど、パターン変形がおきる熱処理温
度は高い。すなわち、照射時間を長くするほど、高温熱
処理が可能となり、長時間のドライエツチングに対して
レジストの変形を防止することができる。
FIG. 4 shows the far-ultraviolet light irradiation time required to prevent the resist pattern from deforming due to high-temperature heat treatment. The longer the irradiation time, the higher the heat treatment temperature at which pattern deformation occurs. That is, the longer the irradiation time is, the more high-temperature heat treatment becomes possible, and the deformation of the resist can be prevented during long-term dry etching.

発明の効果 μ上に詳述したように、本発明は、基板上に形成された
所定形状のレジストパターンに、波長300nm以下の
遠紫外光を照射し、200’C以上の熱処理を行った後
、前記レジストパターンをマスクとしてドライエンチン
グにより前記基板を加工する工程をそなえた微細パター
ン加工方法であって、本発明を用いることにより、ドラ
イエ、ランプの際に生じるレジストの変形を防止し、高
精細度に基板を加工することができる。
Effects of the Invention μAs detailed above, the present invention provides a resist pattern having a predetermined shape formed on a substrate, which is irradiated with deep ultraviolet light having a wavelength of 300 nm or less, and then heat-treated at 200'C or more. , a fine pattern processing method comprising a step of processing the substrate by dry etching using the resist pattern as a mask, by using the present invention, deformation of the resist that occurs during dry etching and lamp processing can be prevented, and high Substrates can be processed with high precision.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図a、bは従来例の微細加工方法を示す断面図、第
2図a −Cは本発明による微細加工方法を示す断面図
、第3図は熱処理温度とドライエツチングによるレジス
トの変形との関係を示す特性12J、第4図は遠紫外光
照射時間と熱処理温度、レジストの変形との関係を示す
特性図である。 1・・・・Si基板、2・・・・・S z O2膜、3
・・・・・0FPR800パターン、4−・・・・遠紫
外光。 代理人の氏名 弁理士 中 尾 敏 男 ほか1名第2
図 3図 ドライエツチング藺q司(りう 第 4 図 逮栗外光照躬11間(全
Figures 1a and b are cross-sectional views showing the conventional microfabrication method, Figures 2a-c are cross-sectional views showing the microfabrication method according to the present invention, and Figure 3 shows resist deformation due to heat treatment temperature and dry etching. FIG. 4 is a characteristic diagram showing the relationship between far ultraviolet light irradiation time, heat treatment temperature, and resist deformation. 1...Si substrate, 2...SzO2 film, 3
...0FPR800 pattern, 4-...Deep ultraviolet light. Name of agent: Patent attorney Toshio Nakao and 1 other person 2nd
Figure 3 Dry etching

Claims (1)

【特許請求の範囲】[Claims] 基板上に形成された所定形状のレジストノ(ターンに、
波長300 n m以下の遠紫外光を照射し、200℃
以」二の熱処理を行った後、前記レジスレ(ターンをマ
スクとしてドライエ、ノチングにより前記基板を加工す
ることを特徴とする微細〕くターン加工方法。
A resist pattern of a predetermined shape formed on a substrate (in a turn,
Irradiate with far ultraviolet light with a wavelength of 300 nm or less and heat at 200°C.
A fine turn processing method, characterized in that, after performing the second heat treatment, the substrate is processed by dry etching and notching using the turn as a mask.
JP21826783A 1983-11-18 1983-11-18 Processing method of fine pattern Pending JPS60110124A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21826783A JPS60110124A (en) 1983-11-18 1983-11-18 Processing method of fine pattern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21826783A JPS60110124A (en) 1983-11-18 1983-11-18 Processing method of fine pattern

Publications (1)

Publication Number Publication Date
JPS60110124A true JPS60110124A (en) 1985-06-15

Family

ID=16717190

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21826783A Pending JPS60110124A (en) 1983-11-18 1983-11-18 Processing method of fine pattern

Country Status (1)

Country Link
JP (1) JPS60110124A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6255937A (en) * 1985-09-05 1987-03-11 Matsushita Electronics Corp Forming method for metal pattern
KR20010064971A (en) * 1999-12-20 2001-07-11 윤종용 Method for forming pattern in semiconductor processing
KR20110027597A (en) 2009-09-08 2011-03-16 도쿄엘렉트론가부시키가이샤 Method for processing a target object and computer readable storage medium

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6255937A (en) * 1985-09-05 1987-03-11 Matsushita Electronics Corp Forming method for metal pattern
KR20010064971A (en) * 1999-12-20 2001-07-11 윤종용 Method for forming pattern in semiconductor processing
KR20110027597A (en) 2009-09-08 2011-03-16 도쿄엘렉트론가부시키가이샤 Method for processing a target object and computer readable storage medium
US8759227B2 (en) 2009-09-08 2014-06-24 Tokyo Electron Limited Method for processing a target object

Similar Documents

Publication Publication Date Title
JP3993549B2 (en) Resist pattern forming method
US4403151A (en) Method of forming patterns
US4321317A (en) High resolution lithography system for microelectronic fabrication
JPS60110124A (en) Processing method of fine pattern
JPS6351641A (en) Fine pattern formation of single crystal or polycrystalline si film
JPH09134862A (en) Forming method of resist pattern
JPH04176123A (en) Manufacture of semiconductor device
JP3439488B2 (en) Method for manufacturing semiconductor device
JPH01189923A (en) Manufacture of semiconductor device
JP2000347406A (en) Resist pattern forming method and production of semiconductor device
JP2616820B2 (en) Method of forming resist pattern
JPH03154330A (en) Manufacture of semiconductor device
JPS6327848B2 (en)
JPS6063934A (en) Formation of fine pattern
JPH0313949A (en) Resist pattern forming method
JP2854748B2 (en) Method of forming resist pattern
JPS60123842A (en) Production of photomask
JP3035535B1 (en) Pattern forming method and pattern forming apparatus
JPS61161739A (en) Formation of wiring pattern
JPS61141125A (en) Method for ion implantation
JPH0620937A (en) Forming method for resist pattern
JPH0638408B2 (en) Method for manufacturing semiconductor device
JPS6118134A (en) Etching method
JPS61102739A (en) Method of forming pattern
JP2002189304A (en) Pattern forming method