JPS5944852B2 - power supply - Google Patents

power supply

Info

Publication number
JPS5944852B2
JPS5944852B2 JP52051182A JP5118277A JPS5944852B2 JP S5944852 B2 JPS5944852 B2 JP S5944852B2 JP 52051182 A JP52051182 A JP 52051182A JP 5118277 A JP5118277 A JP 5118277A JP S5944852 B2 JPS5944852 B2 JP S5944852B2
Authority
JP
Japan
Prior art keywords
output
power supply
input
supply circuit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP52051182A
Other languages
Japanese (ja)
Other versions
JPS53136646A (en
Inventor
正一郎 宮崎
直文 河野
公紀 山路
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP52051182A priority Critical patent/JPS5944852B2/en
Publication of JPS53136646A publication Critical patent/JPS53136646A/en
Publication of JPS5944852B2 publication Critical patent/JPS5944852B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Direct Current Feeding And Distribution (AREA)
  • Control Of Voltage And Current In General (AREA)

Description

【発明の詳細な説明】 電子計算機等においては、内部の論理回路等の破壊を防
′止するために、電源ラインをいくつかに区分し、各電
源ライン間の立上りと立下がりに特定のシーケンスを持
たせることがしばしば必要になる。
[Detailed Description of the Invention] In electronic computers, etc., in order to prevent damage to internal logic circuits, etc., power lines are divided into several parts, and a specific sequence is applied to the rise and fall of each power line. It is often necessary to have

この発明は、かかる用途に用いられる電源装置に関する
ものであり、特に一方に対して他方が遅れて立上りまた
早く立下がるというシーケンスを与えられた2つの出力
を持つ電源装置に関する。
The present invention relates to a power supply device used for such applications, and particularly to a power supply device having two outputs in which one output is given a sequence in which the other rises later and falls earlier.

この種の電源装置の従来の回路構成を第1図によつて説
明する。電源装置に対する入力(例えばAC200Vフ
は入力端子1に与えられる。この入力端子1に対する入
力(以下、装置入力と呼ぶ)が与えられると、補助電源
回路2の出力が立上り、シ→−ンス制御回路3は動作可
能状態になる。シーケンス制御回路3は、補助電源回路
2の出力の立上りかりー定時間後に自動的に、または外
部から与えられる投入指令にしたがつて、まず電磁開閉
器4に投入信号を送りついて所定の時間後に他方の電磁
開閉器Tに投入信号を送る。電磁開閉器4、Tの投入に
よつて装置入力が安定化電源回路5、8に入力されると
、それぞれの出力(第1と第2の出力)が所定の時間差
で立上がる。6、9はこれら第1、第2の出力が供給さ
れる出力端子である。
A conventional circuit configuration of this type of power supply device will be explained with reference to FIG. An input to the power supply device (for example, AC 200 V is applied to input terminal 1. When input to this input terminal 1 (hereinafter referred to as device input) is given, the output of auxiliary power supply circuit 2 rises, and the sequence control circuit 3 becomes ready for operation.The sequence control circuit 3 first turns on the electromagnetic switch 4 either automatically after a certain period of time after the output of the auxiliary power supply circuit 2 rises, or in accordance with a turn-on command given from the outside. The signal is sent, and after a predetermined time, a closing signal is sent to the other electromagnetic switch T. When the device input is input to the stabilized power supply circuits 5 and 8 by closing the electromagnetic switches 4 and T, the respective outputs (first and second outputs) rise with a predetermined time difference. 6 and 9 are output terminals to which these first and second outputs are supplied.

第1、第2の出力を遮断するときには、上と全く逆に、
シーケンス制御回路3からまず電磁開閉器1に遮断信号
が送られついで所定の時間遅れC他方の電磁開閉器4に
遮断信号が送られる。
When cutting off the first and second outputs, completely opposite to the above,
The sequence control circuit 3 first sends a cutoff signal to the electromagnetic switch 1, and then after a predetermined time delay C, a cutoff signal is sent to the other electromagnetic switch 4.

このように、シーケンス制御回路3によつて電磁開閉器
4、5の投入と遮断のタイミングを制御することにより
、第1の出力に対して第2の出力の立上りを遅らせまた
立下りを早めることができる。しかし、かかる従来の構
成では、安定化電源回路5の故障および停電等が起つた
場合には2出力間のシーケンスを維持できないという問
題がある。すなわち、一方の安定化電源回路5が故障し
出力を供給できない状態で区源投入動作を行なうと、第
2の出力のみが立上り要求シーケンスを満足できなくな
る。
In this way, by controlling the timing of closing and shutting off the electromagnetic switches 4 and 5 by the sequence control circuit 3, the rise of the second output can be delayed and the fall of the second output can be accelerated with respect to the first output. I can do it. However, such a conventional configuration has a problem in that the sequence between the two outputs cannot be maintained in the event of a failure of the stabilized power supply circuit 5, a power outage, or the like. That is, if one of the stabilized power supply circuits 5 fails and is turned on in a state where it cannot supply an output, only the second output will not be able to satisfy the rise request sequence.

また、定常動作中に安定化電源回路5が故障すると、第
1の出力だけが立下がつてしまい、要求シーケンスを満
足できない。さらに、定常動作中に停電が起ると、第1
と第2の出力が共に立下がるが、しかし各出力の立下り
時間は各安定化電源回路5,8内の出力コンデンサの容
量と出力端子6,9に接がれた負荷の大きさにもつばら
依存するものであるため、出力間の要求シーケンスが守
れないことがある。この発明の目的は、叙上の如き問題
点を除去し2出力間のシーケンスの保障をより確実にし
た電源装置を提供することにある。
Furthermore, if the stabilized power supply circuit 5 fails during steady operation, only the first output will fall, making it impossible to satisfy the required sequence. Furthermore, if a power outage occurs during normal operation, the
However, the fall time of each output depends on the capacity of the output capacitor in each stabilized power supply circuit 5, 8 and the size of the load connected to the output terminals 6, 9. Due to the disjoint dependencies, the required sequence between outputs may not be followed. SUMMARY OF THE INVENTION An object of the present invention is to provide a power supply device that eliminates the above-mentioned problems and ensures a more reliable sequence between two outputs.

この発明にあつては、上記目的を達成するために2つの
安定化電源回路を直列に接続しかつ後段の安定化電源回
路の出力側に別の電源回路の出力を接続し、後段の安定
化電源回路の出力を確認して前段の安定化電源回路を制
御する。
In order to achieve the above object, the present invention connects two stabilized power supply circuits in series, connects the output of another power supply circuit to the output side of the latter stage stabilized power supply circuit, and stabilizes the latter stage. Check the output of the power supply circuit and control the stabilizing power supply circuit in the previous stage.

上記およびそれ以外の本発明の目的ならびに特徴につい
ては以下の実施例によつて明らかになるであろう。第2
図は本発明にかかる電源装置の一実施例を示すプロツク
図である。なお、第1図と同等部分には同符号を付して
説明する。2つの安定化電源回路8,5は直列に接続さ
れる。
The above and other objects and features of the present invention will become clear from the following examples. Second
The figure is a block diagram showing an embodiment of the power supply device according to the present invention. Note that parts equivalent to those in FIG. 1 will be described with the same reference numerals. The two stabilized power supply circuits 8 and 5 are connected in series.

前置安定化電源回路8には電磁開閉器4を介じて装置入
力が入力され、また前置安定化電源回路8の出力は第2
出力として第2出力端子9に接続される。後置安定化電
源回路5の出力は第1出力として第1出力端子6に接続
されるが、この出力端子6には新設されたバツクアツプ
用の並置電源回路10の出力が接続される。前置安定化
戚源回路8は、装置入力の入力とシーケンス制御回路3
からのドライブ信号の入力とを条件として第2の出力を
供給する。本実施例の動作を第3図のタイムチヤートを
参照して説明する。
The device input is input to the pre-stabilized power supply circuit 8 via the electromagnetic switch 4, and the output of the pre-stabilized power supply circuit 8 is connected to the second
It is connected to the second output terminal 9 as an output. The output of the post stabilized power supply circuit 5 is connected as a first output to a first output terminal 6, and to this output terminal 6 is connected the output of a newly installed parallel power supply circuit 10 for backup. The prestabilization source circuit 8 is connected to the input of the device input and the sequence control circuit 3.
The second output is provided on the condition that a drive signal is input from the drive signal. The operation of this embodiment will be explained with reference to the time chart of FIG.

装置入力が供給され補助電源回路2の出力が立上がると
、該立上りから一定時間後に自動的にまたは外部指令を
受けてシーケンス制御回路3から電磁開閉器4に投入信
号が送られ、これにより電磁開閉器4が投入する。
When the device input is supplied and the output of the auxiliary power supply circuit 2 rises, a closing signal is sent from the sequence control circuit 3 to the electromagnetic switch 4 automatically or in response to an external command after a certain period of time after the rise. Switch 4 closes.

並置電源回路10は非安定整流回路であつてよく、電磁
開閉器4の投入後直ちにバツクアツプ出力を出力端子6
に供給する。このバツクアツプ出力は第1出力のレベル
と異なるレベルでありかつシーケンス保障上必要なレベ
ルに設定されている。このバツクアツプ出力によつて第
2出力が保障されている期間が第3図の1の期間である
。シーケンス制御回路3は第1出力端子(バツクアツプ
出力)の立上りを検出し、所定の時間後にドライブ信号
を出す。
The parallel power supply circuit 10 may be an unstable rectifier circuit, and immediately outputs a backup output to the output terminal 6 after the electromagnetic switch 4 is turned on.
supply to. This backup output has a level different from that of the first output, and is set to a level necessary for sequence guarantee. The period during which the second output is guaranteed by this backup output is period 1 in FIG. The sequence control circuit 3 detects the rise of the first output terminal (backup output) and outputs a drive signal after a predetermined time.

前置安定化電源回路8はドライブ信号を得けると第2出
力を立上げる。この第2出力の立上りに追従して後置安
定化電源回路5が第1出力を立上げる。この期間が第3
図に2で示す期間である。電源切断動作は、シーケンス
制御回路3からのドライブ信号の送出が断たれ、まず第
2出力が立下がる。
When the pre-stabilized power supply circuit 8 receives the drive signal, it raises the second output. Following the rising of the second output, the post-stabilized power supply circuit 5 raises the first output. This period is the third
This is the period indicated by 2 in the figure. In the power-off operation, the sending of the drive signal from the sequence control circuit 3 is cut off, and first the second output falls.

これにつられて第1出力が立下がり、第1出力端子6は
バツクアツプ出力のレベルになる。これが第3図の3の
期間である。シーケンス制御回路3は第1出力端子6の
レベルの降下を検出し、所定時間後に電磁開閉器4に遮
断信号を送り、装置入力を遮断する。これによつて第1
出力端子6が立下がる。この期間は第3図に4で示され
ている。ここで並置電源回路10と後置安定化電源回路
5の具体的構成および両者の出力の接続について第4図
によつて具体的に説明する。
As a result, the first output falls, and the first output terminal 6 becomes the backup output level. This is period 3 in FIG. The sequence control circuit 3 detects a drop in the level of the first output terminal 6, and after a predetermined time, sends a cutoff signal to the electromagnetic switch 4 to cut off the input to the device. This makes the first
Output terminal 6 falls. This period is marked 4 in FIG. Here, the specific configurations of the juxtaposed power supply circuit 10 and the downstream stabilized power supply circuit 5 and the connection of their outputs will be specifically explained with reference to FIG.

第4図において、並置電源回路10はトランス12、整
流回路13、ダイオード14から構成されている。この
ダイオード14は、後置安定化電源回路5から第1出力
が供給されている期間に、整流回路13側に逆電流が流
れることを防止するものである。後置安定化電源回路5
は、電圧安定化回路15と出力コンデンサ16から構成
される一般的な構成である。次に、障害時のシーケンス
の保障について説明しよう。
In FIG. 4, a parallel power supply circuit 10 is composed of a transformer 12, a rectifier circuit 13, and a diode 14. This diode 14 prevents a reverse current from flowing to the rectifier circuit 13 side during a period when the first output is being supplied from the downstream stabilized power supply circuit 5. Rear stabilization power supply circuit 5
is a general configuration consisting of a voltage stabilizing circuit 15 and an output capacitor 16. Next, let's explain how to guarantee the sequence in the event of a failure.

例えば、後置安定化電源回路5が故障しても、第1出力
はバツクアツプ出力によつてシーケンス保障上最低限必
要とされるレベルに維持される。
For example, even if the post-stabilized power supply circuit 5 fails, the first output is maintained at the minimum level required for sequence guarantee by the backup output.

また停電が生じた場合、まず第2出力が立下がり、つい
で第1出力が立下がる。そして、後置安定化電源回路5
は前置安定化電源回路8の出力つまり第2出力を入力と
しているから、各回路5,8の出力コンデンサの容量お
よびそれぞれに対する負荷の軽重にかかわらず、第1と
第2の出力間のシーケンスは常に保障される。電源投入
時に並置電源回路10の故障等により第1出力端子6が
立上がらない場合は、シーケンス制御回路3からドライ
ブ信号が出されないため、第2出力も立上がらず、2出
力間シーケンスが保障される。
Furthermore, when a power outage occurs, the second output falls first, and then the first output falls. And the rear stabilized power supply circuit 5
Since inputs the output of the pre-stabilized power supply circuit 8, that is, the second output, the sequence between the first and second outputs is determined regardless of the capacitance of the output capacitor of each circuit 5, 8 and the weight or weight of the load on each circuit. is always guaranteed. If the first output terminal 6 does not rise due to a failure of the parallel power supply circuit 10 when the power is turned on, the drive signal is not output from the sequence control circuit 3, so the second output also does not rise, and the sequence between the two outputs is guaranteed. Ru.

以上に述べたように、本発明の電源装置は一部回路の故
障や停電事故等に対するシーケンスの保障が従来よりも
大幅に確実化される。
As described above, in the power supply device of the present invention, the guarantee of the sequence against failures of some circuits, power outage accidents, etc. is made much more reliable than in the past.

なお、本発明は前記実施例の構成に限定されるものでは
なく、本発明の要旨を逸脱しない範囲で各種の変形態様
が許されることは勿論である。
It should be noted that the present invention is not limited to the configuration of the embodiments described above, and it goes without saying that various modifications may be made without departing from the gist of the present invention.

【図面の簡単な説明】 第1図は従来の電源装置のプロツク図、第2図は本発明
による電源装置の一実施例を示すプロツク図、第3図は
出力間シーケンスを説明するタイムチヤート、第4図は
第2図の一部の詳細構成図である。 2・・・・・・補助電源回路、3・・・・・ウーケンス
制御回路、4・・・・・・電磁開閉器、5・・・・・・
後置安定化電源回路、8・・・・・・前置安定化電源回
路、10・・・・・・並置電源回路、6,9・・・・・
・出力端子。
[BRIEF DESCRIPTION OF THE DRAWINGS] FIG. 1 is a block diagram of a conventional power supply device, FIG. 2 is a block diagram showing an embodiment of the power supply device according to the present invention, and FIG. 3 is a time chart explaining an output-to-output sequence. FIG. 4 is a detailed configuration diagram of a part of FIG. 2. 2... Auxiliary power supply circuit, 3... Wookens control circuit, 4... Electromagnetic switch, 5...
Rear stabilization power supply circuit, 8... Front stabilization power supply circuit, 10... Parallel power supply circuit, 6, 9...
・Output terminal.

Claims (1)

【特許請求の範囲】[Claims] 1 第1の出力と、この第1の出力に対して立上りが遅
くかつ立下りが早い関係にある第2の出力とを持つ電源
装置であつて、該電源装置に対する入力(装置入力と称
す)を入力として上記第2の出力を第2の出力端子に供
給する前置安定化電源回路と、該第2の出力を入力とし
て上記第1の出力を第1の出力端子に供給する後置安定
化電源回路と、上記装置入力を入力として上記第1の出
力の許容最低レベル以上であつてかつ該第1の出力とレ
ベルの異なる出力を上記第1の出力端子に供給する並置
電源回路と、上記第1の出力端子のレベルの変化にした
がつて上記装置入力の投入または遮断を制御するととも
に上記前置安定化電源回路からの上記第2の出力の供給
を制御し、以つて上記の第1と第2の出力間の立上りと
立下りの関係を維持するシーケンス制御回路とを具備し
て成る電源装置。
1 A power supply device having a first output and a second output that rises slowly and falls quickly with respect to the first output, and an input to the power supply (referred to as device input) a pre-stabilized power supply circuit that takes the second output as an input and supplies the second output to a second output terminal; and a post-stabilizer that takes the second output as an input and supplies the first output to the first output terminal. a parallel power supply circuit that takes the device input as an input and supplies to the first output terminal an output that is equal to or higher than the minimum allowable level of the first output and has a different level from the first output; In accordance with a change in the level of the first output terminal, the device input is controlled to be turned on or off, and the supply of the second output from the pre-stabilized power supply circuit is controlled, 1. A power supply device comprising: a sequence control circuit that maintains a rising and falling relationship between a first output and a second output.
JP52051182A 1977-05-06 1977-05-06 power supply Expired JPS5944852B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP52051182A JPS5944852B2 (en) 1977-05-06 1977-05-06 power supply

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP52051182A JPS5944852B2 (en) 1977-05-06 1977-05-06 power supply

Publications (2)

Publication Number Publication Date
JPS53136646A JPS53136646A (en) 1978-11-29
JPS5944852B2 true JPS5944852B2 (en) 1984-11-01

Family

ID=12879695

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52051182A Expired JPS5944852B2 (en) 1977-05-06 1977-05-06 power supply

Country Status (1)

Country Link
JP (1) JPS5944852B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5954654U (en) * 1982-10-05 1984-04-10 千葉工業株式会社 Cutter for house demolition work

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5580127A (en) * 1978-12-14 1980-06-17 Matsushita Electric Ind Co Ltd Constant-voltage circuit
JPS5819165A (en) * 1981-07-23 1983-02-04 Toshiba Corp Reactive power control type cycloconverter
JPS58207118A (en) * 1982-05-11 1983-12-02 Yokogawa Hokushin Electric Corp Power supply device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5954654U (en) * 1982-10-05 1984-04-10 千葉工業株式会社 Cutter for house demolition work

Also Published As

Publication number Publication date
JPS53136646A (en) 1978-11-29

Similar Documents

Publication Publication Date Title
JP2528393B2 (en) Equipment for maintaining power during momentary commercial power outages
JPH0556577A (en) Power supply controller
CN210804315U (en) Automatic power-on circuit and mainboard
JPS5944852B2 (en) power supply
JP3504016B2 (en) Switching power supply circuit
KR100473216B1 (en) A reset system for ensuring proper reset when used with decaying power supplies
JPH1014134A (en) Stabilizing power circuit
JPH11178243A (en) Uninterruptible power supply unit
JPH0538055A (en) Power supply
JPS61278785A (en) Electronic timer
JP4338253B2 (en) Power supply control circuit with different inputs
JPH0122367Y2 (en)
JP2697837B2 (en) Reset circuit
JPS6016129A (en) Power source resetting circuit
JPH02189613A (en) Microcomputer power on reset circuit
JPS5930284A (en) Chip selection controlling circuit
JP2649939B2 (en) Uninterruptible power system
SU1274065A1 (en) Electric power supply system for electronic computers
JPS5858906B2 (en) Power supply abnormality detection circuit
JPH0229117A (en) Reset circuit
JPS63197114A (en) Reset signal circuit
JP2976345B2 (en) Power failure detection circuit
JPS58159634A (en) Power interruption compensating circuit
JPH0581922B2 (en)
JPS645261B2 (en)