JPS5934114Y2 - multilayer capacitor - Google Patents

multilayer capacitor

Info

Publication number
JPS5934114Y2
JPS5934114Y2 JP1975054328U JP5432875U JPS5934114Y2 JP S5934114 Y2 JPS5934114 Y2 JP S5934114Y2 JP 1975054328 U JP1975054328 U JP 1975054328U JP 5432875 U JP5432875 U JP 5432875U JP S5934114 Y2 JPS5934114 Y2 JP S5934114Y2
Authority
JP
Japan
Prior art keywords
electrode
terminal
laminated
capacitor
multilayer capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1975054328U
Other languages
Japanese (ja)
Other versions
JPS51133743U (en
Inventor
重秋 新山
喜一 田辺
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP1975054328U priority Critical patent/JPS5934114Y2/en
Publication of JPS51133743U publication Critical patent/JPS51133743U/ja
Application granted granted Critical
Publication of JPS5934114Y2 publication Critical patent/JPS5934114Y2/en
Expired legal-status Critical Current

Links

Description

【考案の詳細な説明】 本考案は、電極を形成した誘電体シートを積層した積層
コンテ゛ンサの改良に関する。
[Detailed Description of the Invention] The present invention relates to an improvement of a laminated capacitor in which dielectric sheets on which electrodes are formed are laminated.

従来、積層コンテ゛ンサの電極形成は第1図のように方
形状の誘電体シート1の3辺に絶縁間隙を設けた電極パ
ターン2が用いられ、このように電極を形成した誘電体
シートを第2図のように交互に積層し、直方体となし、
この直方体の絶縁間隙のない電極2面から前記電極に接
するように端子電極3を接続して、第3図のように2端
子積層コンデンサを形成している。
Conventionally, to form electrodes in laminated capacitors, an electrode pattern 2 is used in which an insulating gap is provided on three sides of a rectangular dielectric sheet 1, as shown in FIG. Layer alternately as shown in the figure, rectangular parallelepiped and non-rectangular parallelepiped,
Terminal electrodes 3 are connected so as to be in contact with the electrodes from two surfaces of the rectangular parallelepiped electrodes having no insulation gap, thereby forming a two-terminal multilayer capacitor as shown in FIG.

この2端子積層コンテ゛ンサは、電極のインダクタンス
の影響で高周波領域での使用には限度があった。
This two-terminal laminated capacitor has a limit to its use in a high frequency range due to the inductance of the electrodes.

この使用周波数範囲を高めるために第6図に示すような
端子積層コンデンサ構造が考案されている。
In order to increase this usable frequency range, a terminal multilayer capacitor structure as shown in FIG. 6 has been devised.

この考案では方形状の誘電体シート1の対向する2辺に
絶縁間隙を設けた第4図のような電極パターンで、この
電極形成誘電体シートを第5図のように各パターンを交
互に積層して直方体となし、この直方体の4面が前記電
極2に接するように端子電極3を接続している。
In this invention, an electrode pattern as shown in Fig. 4 is provided with an insulating gap on two opposing sides of a rectangular dielectric sheet 1, and the electrode-forming dielectric sheets are laminated alternately in each pattern as shown in Fig. 5. The terminal electrode 3 is connected so that the four sides of the rectangular parallelepiped are in contact with the electrode 2.

この考案では(1)誘電体シートが正方形の場合を除い
て、電極パターンが非対称のため、2種の電極パターン
が必要であり、かつa、l)に区別して用いなければな
らない。
In this invention, (1) except when the dielectric sheet is square, the electrode pattern is asymmetrical, so two types of electrode patterns are required, and they must be used separately into a and l).

(2)端子電極間隔が小さく、かつ同一面の両端部に、
端子の絶縁間隙を設けているので、端子電極としての導
電材塗布作業などは、電極幅からはみ出さないように注
意深く行なわねばならない。
(2) The terminal electrode spacing is small, and both ends of the same surface are
Since an insulating gap is provided between the terminals, the work of applying a conductive material for the terminal electrode must be done carefully so as not to protrude from the electrode width.

またこれとの関連上、(3)当然端子電極面積は小さく
しなければならず、従って、端子電極導電材に、たとえ
ば銀を使った場合、ハンダ付は時のハンダ食われによる
容量抜けの確率が多くなると共に、実装時の機械的接続
面積が小となる。
Also, in relation to this, (3) the terminal electrode area must of course be small, so if silver is used as the conductive material for the terminal electrode, there is a high probability that the capacitance will be lost due to the solder being eaten away when soldering. As the number increases, the mechanical connection area during mounting becomes smaller.

(4)実装上、端子電極に板リードをとりつける必要が
生じた場合には、(3)と同じ理由で、板リードの引張
り強度が小さい。
(4) When it becomes necessary to attach a plate lead to a terminal electrode for mounting purposes, the tensile strength of the plate lead is low for the same reason as (3).

などの欠点か゛ある。本考案はこれらの欠点を解消する
ことを目的とし、方形状の誘電体シート上にそのシート
面積より小さな面積のほぼ同形の方形状の電極をその一
頂点と上記誘電体シートの一頂点が一致するように設け
た電極形成誘電体シートの複数枚を上記各頂点が交互に
反対側に位置するよう積層し、上記対向する2頂点にま
たがってそれぞれ外部端子電極を設けたことを特徴とす
る積層コンデンサを提供することにある。
There are some drawbacks such as. The present invention aims to eliminate these drawbacks, and has a rectangular electrode of approximately the same shape with an area smaller than the sheet area on a rectangular dielectric sheet, one vertex of which coincides with one vertex of the dielectric sheet. A lamination characterized in that a plurality of electrode-forming dielectric sheets provided in such a manner are laminated so that each of the vertices is alternately located on the opposite side, and an external terminal electrode is provided across each of the two opposing vertices. Our goal is to provide capacitors.

以下本考案をその実施例につき図面を参照して説明する
Embodiments of the present invention will be described below with reference to the drawings.

第7図aに示すように誘電体シート11上に隣接する2
辺にわたるように絶縁間隔を設けた電極12を形成し、
この電極形成誘電体シートを複数枚作成して第7図a、
l)に示すように互に180°ずらして第8図のように
交互に積層し、電極12に接する側壁には第9図に示す
ように端子電極13を形成して、電極12と接続させ2
端子積層コンデンサ14を形成する。
As shown in FIG. 7a, two adjacent dielectric sheets 11
Forming electrodes 12 with insulating intervals extending over the sides,
A plurality of these electrode-forming dielectric sheets are prepared and shown in Fig. 7a.
As shown in FIG. 8, the terminal electrodes 13 are formed on the side wall in contact with the electrode 12 and connected to the electrode 12, as shown in FIG. 2
A terminal multilayer capacitor 14 is formed.

またこの実施例の2端子積層コンテ゛ンサ14の端子電
極13に、端子電極と同幅の金属製板リード15をとり
つけて、第10図に示すように板リード2端子積層コン
デンサとしてもよい 本考案によれば(1)コンデンサの高周波特性は、従来
の2端子積層コンデンサにまさる。
In addition, a metal plate lead 15 having the same width as the terminal electrode may be attached to the terminal electrode 13 of the two-terminal multilayer capacitor 14 of this embodiment to form a plate-lead two-terminal multilayer capacitor as shown in FIG. According to (1) the high frequency characteristics of the capacitor are superior to the conventional two-terminal multilayer capacitor.

(2)電極パターンが対称であるため、同一電極パター
ンですみ、4端子積層コンデンサに比較して作業性がよ
い。
(2) Since the electrode pattern is symmetrical, the same electrode pattern is sufficient, and workability is better than that of a 4-terminal multilayer capacitor.

(3)端子電極面積が大きいため機械的強度が大きい。(3) Mechanical strength is high because the terminal electrode area is large.

(4)実装上、端子電極に板リードをとりつける場合、
板リードと端子電極との接続は、端子電極面積が大きい
ため、機械的強度が大きい。
(4) When attaching plate leads to terminal electrodes for mounting purposes,
The mechanical strength of the connection between the plate lead and the terminal electrode is high because the terminal electrode area is large.

等の利点があり、高周波領域で使用するには、最適の積
層コンテ゛ンサである。
These advantages make it the optimal laminated capacitor for use in the high frequency range.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の2端子積層コンテ゛ンサの電極形成シー
トの正面図、第2図は、第1図a、l)を交互に積層し
た該コンデンサの断面の部分拡大図、第3図は従来の2
端子積層コンテ゛ンサの斜視図、第4図は、従来の4端
子積層コンテ゛ンサの電極形成シートの正面図、第5図
は第4図a、l)を交互に積層した該コンデンサの断面
の部分拡大図、第6図は従来の4端子積層コンデンサの
斜視図、第7図は、本考案の2端子積層コンデンサの電
極形成シートの正面図、第8図は第7図a、bを交互に
積層した該コンデンサの断面の部分拡大図、第9図は本
考案の一実施例の2端子積層コンデンサの斜視図、第1
0図は本考案による板リード2端子積層コンテ゛ンサの
斜視図を示す。 1.11 :誘電体シート、2,12:電極、3.13
:端子電極、4,14:積層コンテ゛ンサ、15:板
リードを示す。
Figure 1 is a front view of an electrode forming sheet of a conventional two-terminal laminated capacitor, Figure 2 is a partial enlarged view of the cross section of the capacitor in which layers a and l) of Figure 1 are alternately laminated, and Figure 3 is a conventional two-terminal laminated capacitor. 2
A perspective view of a terminal laminated capacitor, FIG. 4 is a front view of an electrode forming sheet of a conventional 4-terminal laminated capacitor, and FIG. 5 is a partially enlarged cross-sectional view of the capacitor in which layers a and l) of FIG. 4 are laminated alternately. , FIG. 6 is a perspective view of a conventional four-terminal multilayer capacitor, FIG. 7 is a front view of an electrode forming sheet of a two-terminal multilayer capacitor of the present invention, and FIG. FIG. 9 is a partially enlarged cross-sectional view of the capacitor; FIG. 9 is a perspective view of a two-terminal multilayer capacitor according to an embodiment of the present invention;
FIG. 0 shows a perspective view of a plate-lead two-terminal laminated capacitor according to the present invention. 1.11: Dielectric sheet, 2, 12: Electrode, 3.13
: terminal electrode, 4, 14: laminated capacitor, 15: plate lead.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 方形状の誘電体シート上に前記シート面積より小さな面
積のほぼ同形の方形状の電極をその一頂点と前記誘電体
シートの一頂点が一致するように設けた電極形成誘電体
シートの複数枚を前記各頂点が交互に反対側に位置する
よう積層し、前記対向する2頂点にまたがってそれぞれ
外部端子電極を設けたことを特徴とする積層コンテ゛ン
サ。
A plurality of electrode-forming dielectric sheets are provided on a rectangular dielectric sheet, and substantially the same rectangular electrodes having an area smaller than the sheet area are provided so that one vertex of the electrode and one vertex of the dielectric sheet coincide with each other. A laminated capacitor, characterized in that the laminated capacitors are laminated so that the respective vertices are alternately located on opposite sides, and external terminal electrodes are provided respectively spanning the two opposing vertices.
JP1975054328U 1975-04-21 1975-04-21 multilayer capacitor Expired JPS5934114Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1975054328U JPS5934114Y2 (en) 1975-04-21 1975-04-21 multilayer capacitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1975054328U JPS5934114Y2 (en) 1975-04-21 1975-04-21 multilayer capacitor

Publications (2)

Publication Number Publication Date
JPS51133743U JPS51133743U (en) 1976-10-28
JPS5934114Y2 true JPS5934114Y2 (en) 1984-09-21

Family

ID=28204671

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1975054328U Expired JPS5934114Y2 (en) 1975-04-21 1975-04-21 multilayer capacitor

Country Status (1)

Country Link
JP (1) JPS5934114Y2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4957356A (en) * 1972-06-21 1974-06-04

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4957356A (en) * 1972-06-21 1974-06-04

Also Published As

Publication number Publication date
JPS51133743U (en) 1976-10-28

Similar Documents

Publication Publication Date Title
JPH0530344Y2 (en)
JPS6379307A (en) Moltilayered transformer
JPS5934114Y2 (en) multilayer capacitor
JPH0614465Y2 (en) Solid electrolytic capacitor
JP3135443B2 (en) Multilayer ceramic capacitors
JP2588102Y2 (en) Composite ceramic electronic components
JP3089956B2 (en) Multilayer ceramic capacitors
JPH0831393B2 (en) Multilayer ceramic capacitor with fuse
JPH02174108A (en) Three-terminal capacitor
JPH0328589Y2 (en)
JPS6225873Y2 (en)
JPH02101714A (en) Chip type inductance element and manufacture thereof
JP3114523B2 (en) Multilayer ceramic capacitors
JPS6031242Y2 (en) LC composite parts
JPH041704Y2 (en)
JPH0945830A (en) Chip electronic component
JPH09232184A (en) Chip electronic component
JPS6028124Y2 (en) Low impedance parallel electrolytic capacitor assembly
JPH0260109A (en) Chip type inductance element and manufacture thereof
JPS5927048Y2 (en) silver mica capacitor
JPH04134811A (en) Multilayer chip capacitor
JPH04278508A (en) Chip type stacked ceramic capacitor
JP2526720Y2 (en) Chip inductor
JPS6020915Y2 (en) Axial lead type multilayer capacitor
JPH0530342Y2 (en)