JPS5933912A - Current voltage converting circuit - Google Patents
Current voltage converting circuitInfo
- Publication number
- JPS5933912A JPS5933912A JP57142174A JP14217482A JPS5933912A JP S5933912 A JPS5933912 A JP S5933912A JP 57142174 A JP57142174 A JP 57142174A JP 14217482 A JP14217482 A JP 14217482A JP S5933912 A JPS5933912 A JP S5933912A
- Authority
- JP
- Japan
- Prior art keywords
- current
- voltage
- circuit
- signal
- converting circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/0007—Frequency selective voltage or current level measuring
- G01R19/0015—Frequency selective voltage or current level measuring separating AC and DC
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Amplifiers (AREA)
Abstract
Description
【発明の詳細な説明】
本発明は電話交換機等の加入者回路に用いられる直流ル
ープ検出と交流信号電流の２線４線変換を行うだめの電
流電圧変換回路に関するものである。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a current-voltage conversion circuit used in subscriber circuits such as telephone exchanges for detecting a DC loop and performing two-wire and four-wire conversion of an AC signal current.
第１図は加入暑回路に用いられてきた従来の方式による
直流・交流信号電流電圧変換回路を示し、Ａは交流信号
に直流信号が重畳された平衡信号を不平衡信号電流に変
換するだめのカレントミラー回路を用いた公知の平衡不
平衝信号変換回路、Ｂは電流電圧変換回路である。Figure 1 shows a conventional DC/AC signal current/voltage conversion circuit that has been used in heating circuits. A known balanced unbalanced signal conversion circuit using a current mirror circuit, B is a current-voltage conversion circuit.
Ａにおいて１は直流と交流が重畳した平衡電圧信号源、
２，３及び４はカレントミラー回路であり、平衡電圧信
号源Ｊの電圧Ｖは抵抗Ｒｏとカレントミラー回路２及び
３により電流信号に変換されてカレントミラー回路４に
与えられ、カレントミラー回路４の出力電流は直流分工
、交流会ｉの信号として電流電圧変換回路Ｂに伝達され
る。なお図中ＶＢＢは電源端子である。In A, 1 is a balanced voltage signal source in which direct current and alternating current are superimposed,
2, 3, and 4 are current mirror circuits, and the voltage V of the balanced voltage signal source J is converted into a current signal by the resistor Ro and the current mirror circuits 2 and 3, and is applied to the current mirror circuit 4. The output current is transmitted to the current-voltage conversion circuit B as a signal of the DC branch and AC branch i. Note that VBB in the figure is a power supply terminal.
第２図はカレントミラー回路の構成例を示すもので（Ａ
）はブロック図、（Ｂ）は回路図であり、５は入力端子
、６は出力端子を示す。Figure 2 shows an example of the configuration of a current mirror circuit (A
) is a block diagram, (B) is a circuit diagram, 5 indicates an input terminal, and 6 indicates an output terminal.
カレントミラー回路４の出力電流Ｉ＋ｉは、電流電圧変
換回路Ｂにおいて抵抗Ｒ１により（］）式で示す電圧ｖ
１に変換される。The output current I+i of the current mirror circuit 4 is converted to a voltage v by the resistor R1 in the current-voltage conversion circuit B as shown by the equation ( ])
Converted to 1.
Ｖ、 ＝ （Ｉ＋ ｉ）Ｒ，・・・・・・・・・・・・
・・ （１）電圧ｖ１は直流閾値電圧ｖｒｅｆを設定
した電圧比較器７において検出され、加入者線直流ルー
プ検出を行う。しかし、電圧ｖ１には交流信号が重畳し
ているため、加入者線直流ループ検出の誤動作を与える
欠点がある。V, = (I+ i)R, ・・・・・・・・・・・・
(1) Voltage v1 is detected by voltage comparator 7, which has set DC threshold voltage vref, and performs subscriber line DC loop detection. However, since an AC signal is superimposed on the voltage v1, there is a drawback that the subscriber line DC loop detection may malfunction.
一方、電圧ｖ１における交流信号電圧は、直流阻止用コ
ンデンサＣ１を経て電圧電圧変換回路８により電圧増幅
され、（２）式で与えられる電圧ｖ２に変換される。On the other hand, the AC signal voltage at the voltage v1 is amplified by the voltage-to-voltage conversion circuit 8 via the DC blocking capacitor C1, and converted to the voltage v2 given by equation (2).
ｖ２−１・Ｒ１・Ａ ・・・・・・・・・・・・・
・ （２）但し、Ａは増幅利得。v2-1・R1・A・・・・・・・・・・・・・・・
・ (2) However, A is the amplification gain.
従って従来の構成では、（１）及び（２）式から明らか
なように、電圧Ｖｌ及びＶ２はいずれも抵抗Ｒ１に依存
するため、直流検出閾値Ｖｒｅｆの設計と交流電圧増幅
段の設計に自由度が無いという欠点がある。Therefore, in the conventional configuration, as is clear from equations (1) and (2), voltages Vl and V2 both depend on resistor R1, so there is a degree of freedom in designing the DC detection threshold Vref and the AC voltage amplification stage. The disadvantage is that there is no
第３図は上記欠点を回避するだめに行われている従来の
構成を示すもので、直流ループ検出回路Ｂ１と交流電圧
増幅回路Ｂ２とを別々に設けたものであるが、この回路
は直流阻止用コンデンサＣ２の追加を要し、回路規模が
大きくなるという欠点がある。Figure 3 shows a conventional configuration used to avoid the above drawbacks, in which a DC loop detection circuit B1 and an AC voltage amplification circuit B2 are provided separately. This has the disadvantage that it requires the addition of a capacitor C2, which increases the circuit scale.
本発明は電話又換機等の加入者回路に用いられる加入者
線直流ループ検出回路における直流電流電圧変換回路と
２線４線変換回路における交流電流電圧変換回路を統合
し、回路構成の簡易化と回路の経済化を図るとともに、
直流及び交流電流電圧変換回路の回路定数をそれぞれ独
立に設定できる回路構成を提供しようとするものである
。The present invention integrates a DC current voltage conversion circuit in a subscriber line DC loop detection circuit and an AC current voltage conversion circuit in a 2-wire 4-wire conversion circuit used in subscriber circuits such as telephones or switchboards, thereby simplifying the circuit configuration. In addition to making the circuit more economical,
The present invention aims to provide a circuit configuration in which circuit constants of DC and AC current-voltage conversion circuits can be set independently.
第４図は本発明の一実施例の回路構成を示すもので、前
記カレントミラー回路構成による平衡不平衡信号変換回
路Ａの出力電流■→−１の直流分工のみが抵抗Ｒ１で直
流電圧に変換され、交流分ｉは直流阻止用コンデンサＣ
１，を介して演算増幅器９の負入力端子に入力され、帰
還回路を１構成する抵抗Ｒ４により電流電圧変換される
構成となっている。FIG. 4 shows the circuit configuration of an embodiment of the present invention, in which only the DC branch of the output current ■→-1 of the balanced/unbalanced signal conversion circuit A using the current mirror circuit configuration is converted into a DC voltage by the resistor R1. The AC component i is connected to the DC blocking capacitor C.
1 to the negative input terminal of the operational amplifier 9, and is converted into a current into voltage by a resistor R4 that constitutes one feedback circuit.
演算増幅器９の開ループ利得がＧのとき、出力電圧ｖ４
は（３）式で与えられる。When the open loop gain of the operational amplifier 9 is G, the output voltage v4
is given by equation (3).
（３）式は、演算増幅器９の開ループ利得Ｇが充分大き
いとき（４）式となり、交流出力電圧ｖ４は抵抗Ｒ１に
不感動となる。Equation (3) becomes Equation (4) when the open loop gain G of the operational amplifier 9 is sufficiently large, and the AC output voltage v4 becomes independent of the resistor R1.
Ｖ４中−ｉ −Ｒ４・・・・・・・・・・・・・曲・
（４）また、抵抗Ｒ１では、直流電流工のみが（５）
式で与えられる電圧ｖ３に変換され、交流分は含まれな
いので直流ループ検出における交流信号による誤動作は
防止される。V4 middle-i -R4・・・・・・・・・・ Song・
(4) Also, for resistor R1, only the DC current is (5)
It is converted to the voltage v3 given by the formula and does not include an alternating current component, thus preventing malfunctions caused by alternating current signals in direct current loop detection.
ｖ３ ＝ Ｉ −Ｒ・・・・・・・・・・・・・・・・
・ （５）なお、第４図において抵抗Ｒ１の一端及び
演算増幅器９の正入力端子はアースに接続した場合を示
しているが、定電圧源に接続してもよいことは明らかで
ある。v3 = I −R・・・・・・・・・・・・・・・
(5) Although FIG. 4 shows the case where one end of the resistor R1 and the positive input terminal of the operational amplifier 9 are connected to ground, it is clear that they may be connected to a constant voltage source.
以上説明したように、本発明による電流電圧変換回路に
よれば、交流電流電圧変換回路の設削を直流電流電圧変
換回路の設計に依存することなく行うことができるばが
りでなく、直流ループ検出の交流信号による誤動作を防
止することができ、加入者線ループ検出回路における直
流電流電圧変換回路と２線４線変換回路における交流電
流電圧変換回路を統合化することができ、加入者回路の
簡易化と経済化が図れる利点がある。As explained above, according to the current-voltage conversion circuit according to the present invention, not only can the AC current-voltage conversion circuit be designed without depending on the design of the DC current-voltage conversion circuit, but also the DC loop detection It is possible to prevent malfunctions caused by AC signals, and it is possible to integrate the DC current voltage conversion circuit in the subscriber line loop detection circuit and the AC current voltage conversion circuit in the 2-wire 4-wire conversion circuit, simplifying the subscriber circuit. It has the advantage of being economical and economical.
第１図は従来の電流電圧変換回路の構成図、第２図はカ
レントミラー回路の構成例を示す図、第３図は従来の電
流電圧変換回路において直流用と交流用を分割した゛構
成図、第４図は本発明の一実施例の回路構成を示す図で
ある。
１ ・・・・・・・・・平衡電圧信号源、２，３．４
・・・・・・・・カレントミラー回路、 ５・・山川
・カレントミラー回路の入力端子、 ６・・・−間・回
出カ端子、 ７ ・・・・・・・電圧比較器、 ８・
・西・・電圧電圧変換回路、９・・・・・・・・・演算
増幅器、 Ａ・・・・・曲平衡不平衡信号変換回路、
Ｂ・・・・・・・・・電流電圧変換回路、Ｂ１・・・・
・・・・・直流ループ検出回路、Ｂ２・・・由…交流電
圧増幅回路、 ＲＯ＋ Ｒ１ｒ Ｒ２＋ Ｒ３＋ Ｒ４
””””’抵抗、ｃ、ｉ、 ｃ２・・・・・・・・・直
流阻止用コンデンサ、ＶＢＢ・・・・・・・・・電源端
子、”ｒｅｆ・・・・・・・・直流閾値電圧。
特許出願人 日本電信電話公社Figure 1 is a configuration diagram of a conventional current-voltage conversion circuit, Figure 2 is a diagram showing an example of the configuration of a current mirror circuit, and Figure 3 is a configuration diagram of a conventional current-voltage conversion circuit divided into DC and AC. , FIG. 4 is a diagram showing a circuit configuration of an embodiment of the present invention. 1 ・・・・・・・・・Balanced voltage signal source, 2, 3.4
......Current mirror circuit, 5...Yamakawa current mirror circuit input terminal, 6...- output terminal, 7...Voltage comparator, 8.
・West: Voltage voltage conversion circuit, 9: Operational amplifier, A: Balanced/unbalanced signal conversion circuit,
B...Current voltage conversion circuit, B1...
...DC loop detection circuit, B2... AC voltage amplification circuit, RO+ R1r R2+ R3+ R4
""""'Resistor, c, i, c2......DC blocking capacitor, VBB...Power supply terminal, "ref......DC Threshold voltage. Patent applicant: Nippon Telegraph and Telephone Corporation
Claims (1)
する検出回路を有し、その検出回路の出力を入力とする
入力端子に抵抗と直流阻止用コンデンサとを接続し、そ
の抵抗の他端はアース又は定電圧源に接続し、上記直流
阻止用コンデンサの他端は、正入力端子をアース又は定
電圧源に接続し出力端子から負入力端子に帰還回路を有
する演算増幅器の上゛記負入力端子に接続し、その演算
増幅器の出力端子を出力端子とする回路を有することを
特徴とする電流電圧変換回路。It has a detection circuit that detects an AC voltage signal on which a DC signal is superimposed in current mode, and a resistor and a DC blocking capacitor are connected to an input terminal that receives the output of the detection circuit, and the other end of the resistor is The other end of the DC blocking capacitor is connected to ground or a constant voltage source, and the other end of the DC blocking capacitor is connected to the negative input of an operational amplifier having a positive input terminal connected to ground or a constant voltage source and a feedback circuit from the output terminal to the negative input terminal. 1. A current-voltage conversion circuit characterized by having a circuit connected to a terminal and having an output terminal of the operational amplifier as an output terminal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57142174A JPS5933912A (en) | 1982-08-18 | 1982-08-18 | Current voltage converting circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57142174A JPS5933912A (en) | 1982-08-18 | 1982-08-18 | Current voltage converting circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5933912A true JPS5933912A (en) | 1984-02-24 |
Family
ID=15309077
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57142174A Pending JPS5933912A (en) | 1982-08-18 | 1982-08-18 | Current voltage converting circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5933912A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2018094681A1 (en) * | 2016-11-25 | 2018-05-31 | 深圳市汇顶科技股份有限公司 | I-v conversion module |
-
1982
- 1982-08-18 JP JP57142174A patent/JPS5933912A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2018094681A1 (en) * | 2016-11-25 | 2018-05-31 | 深圳市汇顶科技股份有限公司 | I-v conversion module |
| US10727791B2 (en) | 2016-11-25 | 2020-07-28 | Shenzhen GOODIX Technology Co., Ltd. | I—V conversion module |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2077522C (en) | Battery feed circuit for supplying feed current to telephone set | |
| US5247211A (en) | Light-receiving circuit | |
| GB2091973A (en) | Subscriber line interface circuit | |
| US4431874A (en) | Balanced current multiplier circuit for a subscriber loop interface circuit | |
| US4088961A (en) | Operational amplifier driver circuit | |
| US4796295A (en) | Telephone circuits | |
| US7043206B2 (en) | Fully integrated offset compensation feedback circuit | |
| KR910010831A (en) | Circuitry for detecting output distortion of the last stage of an audio device | |
| JPS5933912A (en) | Current voltage converting circuit | |
| US4723280A (en) | Constant current line circuit | |
| US4524246A (en) | SLIC II--common-mode current rejection | |
| US5045809A (en) | Automatic gain control (AGC) circuit for a trunk interface in a private branch exchange (PBX) | |
| GB2193063A (en) | Line circuits | |
| KR100615133B1 (en) | Subscriber line interface circuit which automatically adjusts the signal headroom on a telephone line and a method of doing the same | |
| JPS6126740B2 (en) | ||
| JP2845181B2 (en) | Subscriber circuit | |
| EP0455335B1 (en) | Subscriber line interface circuit | |
| JPS5942899B2 (en) | Control signal generation circuit | |
| JPH0736196B2 (en) | Summing amplifier with complex weighting factors and interface with such summing amplifier | |
| JPH0456450A (en) | Amplifier circuit | |
| JP2659357B2 (en) | Hands-free phone | |
| JPS5928285B2 (en) | phase inversion circuit | |
| JPH025609A (en) | Circuit for correcting distortion of pulse width in optical transmission | |
| EP0271946A2 (en) | Telecommunication device and circuits used therein | |
| JP2911232B2 (en) | Transmission output circuit |