JPS5883823U - audio default device - Google Patents
audio default deviceInfo
- Publication number
- JPS5883823U JPS5883823U JP18070481U JP18070481U JPS5883823U JP S5883823 U JPS5883823 U JP S5883823U JP 18070481 U JP18070481 U JP 18070481U JP 18070481 U JP18070481 U JP 18070481U JP S5883823 U JPS5883823 U JP S5883823U
- Authority
- JP
- Japan
- Prior art keywords
- field effect
- effect transistor
- state
- audio
- default device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Control Of Amplification And Gain Control (AREA)
- Amplifiers (AREA)
- Television Receiver Circuits (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は従来例における音声デフィート装置の回路図、
第2図は同装置説明のための波形図、第3図は本考案の
一実施例における音声デフィート装置の回路図である。
1・・・・・・音声信号入力端子、5・・・・・・増幅
器、13・・・・・・電界効果トランジスタ、9・・・
・・・端子。Figure 1 is a circuit diagram of a conventional audio defeat device.
FIG. 2 is a waveform diagram for explaining the device, and FIG. 3 is a circuit diagram of the audio defeat device in one embodiment of the present invention. 1...Audio signal input terminal, 5...Amplifier, 13...Field effect transistor, 9...
...Terminal.
Claims (1)
接続し、この電界効果型トランジスタのベースに通常時
この電界効果型トランジスタのピンチオフ電圧よりも絶
対値の大きい負の電圧を加えて電界効果型トランジスタ
をオフ状態とし、デフィート時に上記電界効果型トラン
ジスタをオン状態にする電圧を印加した音声デフィート
装置。A field effect transistor is connected between the audio signal line and the ground, and a negative voltage whose absolute value is larger than the normal pinch-off voltage of this field effect transistor is applied to the base of this field effect transistor to turn off the field effect transistor. An audio defeat device in which a voltage is applied to turn the field effect transistor in an on state when the field effect transistor is in an off state and in a defeat state.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18070481U JPS5883823U (en) | 1981-12-03 | 1981-12-03 | audio default device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18070481U JPS5883823U (en) | 1981-12-03 | 1981-12-03 | audio default device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5883823U true JPS5883823U (en) | 1983-06-07 |
Family
ID=29977527
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18070481U Pending JPS5883823U (en) | 1981-12-03 | 1981-12-03 | audio default device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5883823U (en) |
-
1981
- 1981-12-03 JP JP18070481U patent/JPS5883823U/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5883823U (en) | audio default device | |
JPS5843032U (en) | filter circuit | |
JPS5866712U (en) | Muting circuit | |
JPS6040132U (en) | Phase switching circuit | |
JPS58132410U (en) | rear equalizer circuit | |
JPS5826224U (en) | variable impedance circuit | |
JPS6137626U (en) | variable resistance circuit | |
JPS5946068U (en) | video amplifier | |
JPS59152809U (en) | Muting circuit | |
JPS5843021U (en) | Tape recorder volume attenuation circuit | |
JPS5963538U (en) | holding circuit | |
JPS59161716U (en) | Muting circuit | |
JPS6082818U (en) | Mute circuit | |
JPS618313U (en) | constant voltage circuit | |
JPS58114614U (en) | Amplifier | |
JPS6082817U (en) | Muting circuit | |
JPS6145707U (en) | Signal switching circuit | |
JPS59148054U (en) | relay device | |
JPS5823100U (en) | Long-term voltage holding sample and hold circuit | |
JPS6129525U (en) | SEPP amplifier circuit | |
JPS58184916U (en) | AGC amplifier circuit | |
JPS609316U (en) | recording amplifier | |
JPS60179881U (en) | sensor circuit | |
JPS60150810U (en) | Muting circuit of audio circuit | |
JPS58111511U (en) | Muting circuit |