JPS5868710U - frequency multiplier - Google Patents
frequency multiplierInfo
- Publication number
- JPS5868710U JPS5868710U JP16354581U JP16354581U JPS5868710U JP S5868710 U JPS5868710 U JP S5868710U JP 16354581 U JP16354581 U JP 16354581U JP 16354581 U JP16354581 U JP 16354581U JP S5868710 U JPS5868710 U JP S5868710U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- outputs
- input signal
- phase
- linear
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来の周波数てい倍器の構成を示すブロック図
、第２図は非直線回路の出力の周波数スペクトルと選択
回路の周波数特性との関係を示す図、第３図は本考案の
一実施例の周波数てい倍器の構成を示すブロック図、第
４図はその各部の波形を示す図、第５図は加減算回路の
出力の周波数スペクトルと選択回路の周波数特性との関
係を示す図、第６図は本考案による周波数てい倍器の具
体的構成例を示す回路図である。
１・・・非直線回路、２・・・選択回路、１１・・・位
相反転回路、１２・・・第１の非直線回路、１３・・・
第２の非直線回路、１４・・・加減算回路、１５・・・
選択回路。Figure 1 is a block diagram showing the configuration of a conventional frequency multiplier, Figure 2 is a diagram showing the relationship between the frequency spectrum of the output of the nonlinear circuit and the frequency characteristics of the selection circuit, and Figure 3 is a diagram showing the structure of a conventional frequency multiplier. A block diagram showing the configuration of the frequency multiplier of the embodiment, FIG. 4 is a diagram showing the waveforms of each part, FIG. 5 is a diagram showing the relationship between the frequency spectrum of the output of the adder/subtractor circuit and the frequency characteristic of the selection circuit, FIG. 6 is a circuit diagram showing a specific example of the structure of the frequency multiplier according to the present invention. DESCRIPTION OF SYMBOLS 1... Nonlinear circuit, 2... Selection circuit, 11... Phase inversion circuit, 12... First nonlinear circuit, 13...
Second non-linear circuit, 14... Addition/subtraction circuit, 15...
selection circuit.
Claims (1)
号と、入力信号と逆相の第２の信号とを発生する位相反
転回路と；前記第１の信号を受領して、入力信号と同周
波数の基本波成分とその高調波成分とを含む歪み波を出
力する第１の非直線回路と；前記第２の信号を受領して
入力信号と同周波数の基本波成分とその高調波成分とを
含み、前記第１の非直線回路の出力とは逆相の歪み波を
出力する第２の非直線回路と；前記第１、第２の非直線
回路の出力を加算又は減算して偶数次又は奇数次の高調
波成分のみを出力する加減算回路と；前記加減算回路の
出力から所望の周波数の高調波を取出す選択回路とを備
えた周波数てい倍器。a phase inversion circuit that receives an input signal and generates a first signal that is in phase with the input signal and a second signal that is opposite in phase to the input signal; a first non-linear circuit that outputs a distorted wave including a fundamental wave component of the same frequency as the input signal and its harmonics; a second non-linear circuit that outputs a distorted wave having a phase opposite to that of the output of the first non-linear circuit; adding or subtracting the outputs of the first and second non-linear circuits; A frequency multiplier comprising: an adder/subtractor circuit that outputs only even-order or odd-order harmonic components; and a selection circuit that extracts harmonics of a desired frequency from the output of the adder/subtractor circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16354581U JPS5868710U (en) | 1981-10-31 | 1981-10-31 | frequency multiplier |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16354581U JPS5868710U (en) | 1981-10-31 | 1981-10-31 | frequency multiplier |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5868710U true JPS5868710U (en) | 1983-05-10 |
Family
ID=29955838
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16354581U Pending JPS5868710U (en) | 1981-10-31 | 1981-10-31 | frequency multiplier |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5868710U (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4938157B1 (en) * | 1968-10-05 | 1974-10-15 | ||
| JPS505284U (en) * | 1973-05-09 | 1975-01-20 | ||
| JPS52119159A (en) * | 1976-03-29 | 1977-10-06 | Rca Corp | Third harmonic wave signal generator |
-
1981
- 1981-10-31 JP JP16354581U patent/JPS5868710U/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4938157B1 (en) * | 1968-10-05 | 1974-10-15 | ||
| JPS505284U (en) * | 1973-05-09 | 1975-01-20 | ||
| JPS52119159A (en) * | 1976-03-29 | 1977-10-06 | Rca Corp | Third harmonic wave signal generator |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5868710U (en) | frequency multiplier | |
| JPS59122642U (en) | linear multiplier | |
| JPS58169770U (en) | Contour correction circuit | |
| JPS5830315U (en) | Power amplifier unnecessary radiation prevention circuit | |
| JPS60101829U (en) | Low frequency generation circuit | |
| JPS59178759U (en) | High input selection circuit | |
| JPS59178758U (en) | Low input selection circuit | |
| JPS6280471U (en) | ||
| JPS588213U (en) | High frequency switching circuit | |
| JPS6423148U (en) | ||
| JPS6061829U (en) | limiter circuit | |
| JPS58184947U (en) | Tone detection circuit | |
| JPS5883882U (en) | Jitter correction circuit | |
| JPH0397214U (en) | ||
| JPS6025278U (en) | horizontal oscillation circuit | |
| JPS58186609U (en) | Feedback divider circuit | |
| JPS58166116U (en) | High frequency amplifier circuit | |
| JPS5823432U (en) | noise suppression circuit | |
| JPS5869322U (en) | amplifier circuit | |
| JPS5882039U (en) | phase comparison circuit | |
| JPS6047346U (en) | PLL circuit | |
| JPS6125038U (en) | AC undervoltage detection circuit | |
| JPS60134385U (en) | Black extension circuit for color television camera | |
| JPS5840956U (en) | FM receiver | |
| JPS61111259U (en) |