JPS5866347A - Composite semiconductor pellet - Google Patents

Composite semiconductor pellet

Info

Publication number
JPS5866347A
JPS5866347A JP56165321A JP16532181A JPS5866347A JP S5866347 A JPS5866347 A JP S5866347A JP 56165321 A JP56165321 A JP 56165321A JP 16532181 A JP16532181 A JP 16532181A JP S5866347 A JPS5866347 A JP S5866347A
Authority
JP
Japan
Prior art keywords
pellet
main
stand
package
auxiliary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56165321A
Other languages
Japanese (ja)
Inventor
Hitoshi Sato
均 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56165321A priority Critical patent/JPS5866347A/en
Publication of JPS5866347A publication Critical patent/JPS5866347A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/14Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/147Semiconductor insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112Aligning
    • H01L2224/81121Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/163Connection portion, e.g. seal
    • H01L2924/16315Shape

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)

Abstract

PURPOSE:To facilitate designing of the IC having multikind functions as well as to contrive high density of the titled semiconductor pellet by a method wherein an auxiliary pellet, which is smaller than the main pellet, is mounted on the main pellet in such a manner that they are put together at the web parts, and they are electrically and mechanically connected through the intermediary of a solder bump arranged at the same position as the auxiliary pellets. CONSTITUTION:The main pellet 4 is attached to a stationary stand 4, the auxiliary pellet 20 is attached to a movable stand 5, and a positioning is performed by shifting the stand 5 with a motor 8 while detecting a positioning pattern 3 using a translucent mirror 6 and a light-emitting detector 7. A solder bump 9 is attached to the electrode 2 for connection on the main pellet, the stand 5 is lowered, the solder pump 9 is molten by heating and connected. The obtained composite pellet is fixed to the island 12 on the package 11, an external electrode for connection 1 on the main pellet is connected 14 to the electrode 13 of the package, and an elastic metal piece 16 is inserted, and sealed by a lid 15. According to this constitution, the IC having multikind functions can be formed in high density easily, and also it can be placed in the package which has heretofore been in use.

Description

【発明の詳細な説明】 本開EjAは、少くとも2個の半導体集積回路ペレット
を組合せて構成した複合半導体ベレットに関する。
DETAILED DESCRIPTION OF THE INVENTION The present disclosure EjA relates to a composite semiconductor pellet formed by combining at least two semiconductor integrated circuit pellets.

従来1回路技術的にも、製造技術的にも異なった半纏体
集積回11i!、?!Iえば、アナログ回路とデジタル
回路、htos回路とバイボー2回路、ランダムロジッ
ク回路とメ七り回路など扛別個のベレットに構成され5
.共に使用の場合Fi接続のために配線基板を必要とし
、かつ形も大きくなるという不便がめった。
Conventional semi-integrated circuit 11i, which is different from both circuit technology and manufacturing technology! ,? ! For example, an analog circuit and a digital circuit, an HTOS circuit and two bi-bo circuits, a random logic circuit and a mechari circuit, etc. are configured in separate bullets.
.. When used together, a wiring board is required for the Fi connection, and the size is also large, which is often inconvenient.

本発明の目的位、2個また株それ以上の半導体系積回路
ベレットを組合せて直接接続することによハこれらのベ
レット間を接続するための配線基板を不用とし、稙々の
機能をもつ集積回路を設計し易くシ、かつ高密度構成を
容易ならしめた新規な複合半導体ベレットt−提供する
におる。
The purpose of the present invention is to combine two or more semiconductor-based integrated circuit pellets and connect them directly, thereby eliminating the need for a wiring board for connecting these pellets and creating an integrated circuit with proper functions. A novel composite semiconductor pellet which facilitates circuit design and high-density construction is provided.

本発明の複合半導体ベレットは、主半導体集積回路ベレ
ット(主ベレット)と、この主ベレットよシも、小さく
、かつ、前記主ペレット上に腹合せで搭載しかつ電気的
に接続さrtた少くとも一個の副半導体集積回路づレヅ
トとを含んで榊成さnている。
The composite semiconductor pellet of the present invention has at least a main semiconductor integrated circuit pellet (main pellet) and a main pellet which are small, mounted face-to-face on the main pellet, and electrically connected to each other. The Sakaki structure includes one sub-semiconductor integrated circuit and a resist.

一般に、半導体集積回路は、半導体クエハ(以下ウェハ
と略す)の表面に作り込まれ、外部との電気的依続点で
ある電極も減面にのみ位置している。従って、今、主ベ
レット剃ベレ、ト関で接続されるべき信号の電極を上記
2つのベレットが腹合せて対向したときに、同一位置に
くるように配置し、かつ、各電極に接続材料(例えばハ
ンダバンプ)をおいておけば、&合せ対向してvfi層
させることにより、械械的にも電気的にも、2つのベレ
ットは接続され、しかも、配線基板も不要でベレットの
大きさは大きい方のペレット上回じですむことになる。
Generally, a semiconductor integrated circuit is fabricated on the surface of a semiconductor wafer (hereinafter abbreviated as wafer), and electrodes, which are points of electrical connection with the outside, are also located only on the reduced surface. Therefore, the signal electrodes that are to be connected at the main shaving beret and toe joints are arranged so that they are at the same position when the two bullets face each other face-to-face, and each electrode is covered with a connecting material ( For example, if you leave a solder bump (for example, a solder bump), the two bullets can be mechanically and electrically connected by placing VFI layers facing each other, and there is no need for a wiring board, and the size of the bullet is large. This means that the pellets on the other hand should be placed above the other pellets.

次に本弁明の一実施例について図面を参照して説明する
。簡単のため、2つのベレットの場合にのみ留めるが、
原理的に鉱ペレット数がいくつでもよいことは云うまで
もない。
Next, an embodiment of the present invention will be described with reference to the drawings. For simplicity, it is only fastened in the case of two berets,
Needless to say, any number of ore pellets may be used in principle.

第1ts!gは、接続されるべき、2つの半導体ベレッ
トの電極配列を概略的に表わした平向図であり、1*1
+・・・・・・社外部接続電極群、2,2.・・・・・
・はベレット間接続電極IP、そして3,3!・・・・
・・紘目合せバタンを示している。外部接続電極lは被
合ベレット外との接続、例えば、パッケージとのポンデ
ィングパッドでおる。ペレット間接続電極2と目合サバ
タン3a−Jベレット20を主ベレット10の上に腹合
せで接電した時に一致するように配置しである。また、
目合せバタン3は、第2図に示すように、主ベレット1
0ど副ベレット20を腹合せで接着するときの2位置合
せをするためのある定まったバタンで、各ベレットの製
造工程中で作りつけらnる。なお、各ベレットは作り込
まれた集積回路が電気的、機能的に完全であることを確
認したものであってもなくてもよく、また、目合せバタ
ンか必要かどうかは、それは、製造性により選択しうる
ものでおる。
1st ts! g is a plan view schematically showing the electrode arrangement of two semiconductor pellets to be connected, and 1*1
+... External connection electrode group, 2, 2.・・・・・・
- is the inter-bellet connection electrode IP, and 3,3!・・・・・・
・It shows Hirome alignment slam. The external connection electrode l is connected to the outside of the mating pellet, for example, by a bonding pad with the package. The inter-pellet connecting electrodes 2 and the mesh control pellets 3a-J pellets 20 are arranged so that they match when electrically connected on the main pellet 10 face-to-face. Also,
The alignment button 3 is attached to the main beret 1 as shown in FIG.
A fixed button is used to align the two positions when bonding the secondary bullets 20 face-to-face, and is made during the manufacturing process of each bullet. Furthermore, each pellet may or may not have been confirmed to have electrical and functional integrity of the built-in integrated circuit, and whether or not an alignment button is required depends on manufacturability. You can choose according to your choice.

第2図(a) * (b)は主ベレットlOと副ベレッ
ト20を接合する方法を示す漿念図であり、同図(a)
において、固定台4に主ベレットlOeのせ、可動台5
に則ベレッ)2(lと9つけ、主ペレッ)10と鯛ベレ
ッ)20の間には、目合せパタン検出用のハーフミラ−
6を置き%兄光・検出器7によって、目合せバタンを検
出しながら制御モータ8によって可動台5を移動して位
置合せをする。また。
Figures 2(a) and 2(b) are conceptual diagrams showing the method of joining the main pellet 1O and the sub-vellet 20, and the same figure (a)
, place the main pellet lOe on the fixed table 4, and move it to the movable table 5.
There is a half mirror for detecting the alignment pattern between the main beret) 10 and the sea bream beret) 20 (with l and 9).
6 is placed, and while the alignment button is detected by the optical detector 7, the movable base 5 is moved by the control motor 8 for alignment. Also.

主ベレット1oのベレット間接続電極には、はんだバン
プ9がつけらnている。同図(b)は1位置合せ児了後
に可動台5を垂直に下してきて、主ベレッ)10と副ベ
レット20がはんだバンプ9により接続された状態を示
した図である。ここでは。
Solder bumps 9 are attached to the inter-bellet connecting electrodes of the main pellets 1o. FIG. 2B shows a state in which the main beret 10 and the sub-belet 20 are connected by the solder bumps 9 after the movable base 5 has been vertically lowered after completing one position alignment. here.

ハーフミラ−6−は、ベレット間から移動しており。Half mirror 6 has been moved from between the bellets.

また1発光・検出器7七制御そ一夕8は省略しである。In addition, the light emission/detector 77 control unit 8 is omitted.

第3図は本発明の一実施例をパッケージに収容した一例
を示す。第3図の例は、積層パッケージへの収容を示し
てるり、主ベレット10七副ベレツ)20を組合せた複
合ペレット社、積層バ、ケージ11のアイランド12に
ペーストで固定されており、主ペレッ)10の外部接続
電極lと積層パッケージ11のボンディング電極13(
ステ。
FIG. 3 shows an example in which an embodiment of the present invention is housed in a package. The example in FIG. 3 shows the housing in a laminated package, and the main pellet is fixed to the island 12 of the cage 11 with paste, and the laminated bar is fixed with paste to the island 12 of the cage 11. ) 10 external connection electrode l and the bonding electrode 13 of the laminated package 11 (
Ste.

チ)間はワイヤ14でボンディングさnている。h) is bonded with a wire 14.

また、副ベレッ)200銭面とキャップ15閣には、N
性をもつ金属の熱伝導片16が押入されている。こnら
め方法は、熱伝導片16の挿入を除いて、一般的なもの
でるり、熱伝導片の挿入も容易に実現できることII′
i明らかでめる。
In addition, N
A thermally conductive piece 16 made of a metal with properties is inserted. This method is a general one, except for the insertion of the heat conduction piece 16, and the insertion of the heat conduction piece can also be easily realized II'
It's obvious.

以上説明したように、本発明は%特に複雑な工程をとる
ことなしに、主ベレット上に副ベレットを接合し小さな
ベレットサイズで1種々の機能をもつICを特別な配線
基板もなしに従来の・(ツケージに実現でき、製造技術
的にも回路技術的にも異なった機能を歩留りを下げるこ
となく、簡単に。
As explained above, the present invention connects the sub-vellet onto the main pellet without any particularly complicated process, and with a small pellet size, it is possible to manufacture an IC with various functions without using a special wiring board.・(It is possible to easily realize different functions in terms of manufacturing technology and circuit technology without lowering the yield.)

短期間に、女価にカスタムi、SI化できる効釆がぬる
In a short period of time, the effect of custom i and SI will be available for women's prices.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例に使用される2つのベレット
の平面図、第晶1図のベレットの接合方法を説明するた
めの側面図、第3図は本弁明の−SA施例の複合半導体
ベレットを/くツケージに収容した時の断凹図である。 1・・・・・・外部接続電極% 2・・・・・・ベレッ
ト間接M電IIIA%3・・・・・・目合せバタン、1
0・・・・・・主半尋体集積回路ベレット、20・・・
・・・副半導体集積回路ペレット。
FIG. 1 is a plan view of two pellets used in an embodiment of the present invention, a side view for explaining the joining method of the pellets shown in FIG. 1, and FIG. FIG. 3 is a cutaway view of the composite semiconductor pellet housed in the cage. 1...External connection electrode% 2...Bellet indirect M electric IIIA%3... Alignment slam, 1
0... Main half-body integrated circuit bellet, 20...
...Sub-semiconductor integrated circuit pellet.

Claims (1)

【特許請求の範囲】 主半導体集積回路ベレット(主ベレット)と。 この主ペレット上9も小さく、かつ、前記主ペレット上
に腹合せで搭載し、かつ電気的に接続さnた少くとも一
個の副半導体集積回路ベレットとを含むことを%−徴と
する複合半導体ベレット。
[Claims] A main semiconductor integrated circuit pellet (main pellet). This main pellet top 9 is also small and is characterized by including at least one sub-semiconductor integrated circuit pellet mounted face-to-face on the main pellet and electrically connected. Beret.
JP56165321A 1981-10-16 1981-10-16 Composite semiconductor pellet Pending JPS5866347A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56165321A JPS5866347A (en) 1981-10-16 1981-10-16 Composite semiconductor pellet

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56165321A JPS5866347A (en) 1981-10-16 1981-10-16 Composite semiconductor pellet

Publications (1)

Publication Number Publication Date
JPS5866347A true JPS5866347A (en) 1983-04-20

Family

ID=15810101

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56165321A Pending JPS5866347A (en) 1981-10-16 1981-10-16 Composite semiconductor pellet

Country Status (1)

Country Link
JP (1) JPS5866347A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59229850A (en) * 1983-05-16 1984-12-24 Rohm Co Ltd Semiconductor device
JPS60150660A (en) * 1984-01-17 1985-08-08 Mitsubishi Electric Corp Semiconductor device
JPH02110349U (en) * 1989-02-21 1990-09-04
KR20030057187A (en) * 2001-12-28 2003-07-04 동부전자 주식회사 Module on chip package
KR100438404B1 (en) * 2001-11-28 2004-07-02 동부전자 주식회사 Method for preventing a bad contact and an assembly process reduction in semiconductor package
EP0890989A4 (en) * 1997-01-24 2006-11-02 Rohm Co Ltd Semiconductor device and method for manufacturing thereof

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59229850A (en) * 1983-05-16 1984-12-24 Rohm Co Ltd Semiconductor device
JPS60150660A (en) * 1984-01-17 1985-08-08 Mitsubishi Electric Corp Semiconductor device
JPH02110349U (en) * 1989-02-21 1990-09-04
EP0890989A4 (en) * 1997-01-24 2006-11-02 Rohm Co Ltd Semiconductor device and method for manufacturing thereof
KR100438404B1 (en) * 2001-11-28 2004-07-02 동부전자 주식회사 Method for preventing a bad contact and an assembly process reduction in semiconductor package
KR20030057187A (en) * 2001-12-28 2003-07-04 동부전자 주식회사 Module on chip package

Similar Documents

Publication Publication Date Title
US6600221B2 (en) Semiconductor device with stacked semiconductor chips
US5872399A (en) Solder ball land metal structure of ball grid semiconductor package
KR890001186A (en) Semiconductor integrated circuit device and manufacturing method thereof
JPH0234462B2 (en)
JPH08213519A (en) Electronic element package
UA58538C2 (en) Chip module for a smart card and the smart card in which the module is used
JP2000208696A (en) Electronic semiconductor element, multi-chip module, and its array
JPH03204965A (en) Resin-sealed semiconductor device
US20020170901A1 (en) Equipotential fault tolerant integrated circuit heater
WO2003005445A1 (en) Semiconductor device and semiconductor module
US6359342B1 (en) Flip-chip bumping structure with dedicated test pads on semiconductor chip and method of fabricating the same
JPS5866347A (en) Composite semiconductor pellet
JPS6432664A (en) Chip carrier and resistance element
JPS6189657A (en) Semiconductor device and manufacture thereof
JPS5835935A (en) Semiconductor device and manufacture thereof
JPS6486543A (en) Semiconductor mounting cooling structure
JPS63136642A (en) 2-layer type semiconductor integrated circuit
JPS6459947A (en) Semiconductor device
JPS63114150A (en) Hybrid integrated circuit
JP4791104B2 (en) Semiconductor chip and method for manufacturing semiconductor chip
JPS6250063B2 (en)
JPH0358537B2 (en)
JPS58218130A (en) Hybrid integrated circuit
JPH11204565A (en) Semiconductor device
JPH10150065A (en) Chip-size package