JPS58148799U - memory protection mechanism - Google Patents
memory protection mechanismInfo
- Publication number
- JPS58148799U JPS58148799U JP4472782U JP4472782U JPS58148799U JP S58148799 U JPS58148799 U JP S58148799U JP 4472782 U JP4472782 U JP 4472782U JP 4472782 U JP4472782 U JP 4472782U JP S58148799 U JPS58148799 U JP S58148799U
- Authority
- JP
- Japan
- Prior art keywords
- memory protection
- protection mechanism
- counter
- program
- equal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Storage Device Security (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来の間願を説明するための図、第２図は本考
案の一実施例を示す図である。
１０・・・処理装置、１１・・・比較り、１２・・・メ
モリ保護エラー検出回路。FIG. 1 is a diagram for explaining a conventional application, and FIG. 2 is a diagram showing an embodiment of the present invention. 10... Processing device, 11... Comparison, 12... Memory protection error detection circuit.
Claims (1)
した時点で、その時のプログラム、カウンタがあらかじ
め登録されたプログラム、カウンタと等しければ書込み
を行い、等しくない場合はメモリ保護エラーとすること
を特徴とするプログラムカウンタによるメモリ保護機構
。A program counter characterized in that when writing occurs to a memory address designated in advance, if the current program and counter are equal to a pre-registered program and the counter, writing is performed, and if they are not equal, a memory protection error occurs. memory protection mechanism.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4472782U JPS58148799U (en) | 1982-03-31 | 1982-03-31 | memory protection mechanism |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4472782U JPS58148799U (en) | 1982-03-31 | 1982-03-31 | memory protection mechanism |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS58148799U true JPS58148799U (en) | 1983-10-06 |
Family
ID=30055775
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4472782U Pending JPS58148799U (en) | 1982-03-31 | 1982-03-31 | memory protection mechanism |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58148799U (en) |
-
1982
- 1982-03-31 JP JP4472782U patent/JPS58148799U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS58148799U (en) | memory protection mechanism | |
| JPS58147050U (en) | information processing equipment | |
| JPS5994393U (en) | Image processing device | |
| JPS60135939U (en) | Processing device runaway detection circuit | |
| JPS6065848U (en) | computer system | |
| JPS59187850U (en) | memory circuit addressing device | |
| JPS5949263U (en) | Handwritten information input device | |
| JPS58101249U (en) | data access processing device | |
| JPS6087050U (en) | data transfer control device | |
| JPS6095654U (en) | data transfer control device | |
| JPS5828341U (en) | Computer program execution confirmation device | |
| JPS5928814U (en) | Alternative recording processing circuit for disk devices | |
| JPS5832476U (en) | microprocessor analyzer | |
| JPS6010334U (en) | Erroneous operation prevention confirmation circuit | |
| JPS59182762U (en) | information processing equipment | |
| JPS5963744U (en) | information processing equipment | |
| JPS59108941U (en) | Parity check circuit | |
| JPS59122644U (en) | Reference point coordinate input circuit | |
| JPS6047058U (en) | channel control device | |
| JPS59122636U (en) | Memory read switching device | |
| JPS59122625U (en) | Error detection circuit for digital input device | |
| JPS6065845U (en) | read-only storage | |
| JPS6074297U (en) | RAM access circuit | |
| JPS5844638U (en) | world processor | |
| JPS59134838U (en) | memory access recording device |