JPS578852A - Sequenced instruction execution control system - Google Patents
Sequenced instruction execution control systemInfo
- Publication number
- JPS578852A JPS578852A JP8329480A JP8329480A JPS578852A JP S578852 A JPS578852 A JP S578852A JP 8329480 A JP8329480 A JP 8329480A JP 8329480 A JP8329480 A JP 8329480A JP S578852 A JPS578852 A JP S578852A
- Authority
- JP
- Japan
- Prior art keywords
- instructions
- register
- instruction
- address
- processing part
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
Abstract
PURPOSE:To shorten the required time of control which corresponds to sequential instructions, by determining substantially an address for fetching a new instruction at the point in time when the sequential instructions are executed and the execution is completed. CONSTITUTION:Instructions, when read out from a storage device, are set in instruction buffer register 7-1-7-3 in sequence. On the other hand, instructions are supplied from the register 7-1 to a processing part 9 via a selector circuit 8 as the processing of a pipeline processing part 9 progrsses. For example, if instructions at positions I0-I4 in the figure are supplied to the processing part 9 and the execution is finished, only the next sequence instruction pointer NSiP5 has a logic 1. When instructions are prefetched, a register 7-3 is empty and if the pointer NSiP5 indicates a logic 1, pseudo-sequential instructions still remain in the register 7-2, determining a value for correcting the contents of an instruction address register. Consequently, the required address is determined and set in an effective address register.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8329480A JPS6047615B2 (en) | 1980-06-19 | 1980-06-19 | Serialized instruction execution control method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8329480A JPS6047615B2 (en) | 1980-06-19 | 1980-06-19 | Serialized instruction execution control method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS578852A true JPS578852A (en) | 1982-01-18 |
JPS6047615B2 JPS6047615B2 (en) | 1985-10-22 |
Family
ID=13798369
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8329480A Expired JPS6047615B2 (en) | 1980-06-19 | 1980-06-19 | Serialized instruction execution control method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6047615B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5841999A (en) * | 1996-04-17 | 1998-11-24 | International Business Machines Corporation | Information handling system having a register remap structure using a content addressable table |
US6754814B1 (en) | 1998-12-17 | 2004-06-22 | Fujitsu Limited | Instruction processing apparatus using a microprogram that implements a re-reading operation by controlling early loading of instructions |
-
1980
- 1980-06-19 JP JP8329480A patent/JPS6047615B2/en not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5841999A (en) * | 1996-04-17 | 1998-11-24 | International Business Machines Corporation | Information handling system having a register remap structure using a content addressable table |
US6754814B1 (en) | 1998-12-17 | 2004-06-22 | Fujitsu Limited | Instruction processing apparatus using a microprogram that implements a re-reading operation by controlling early loading of instructions |
Also Published As
Publication number | Publication date |
---|---|
JPS6047615B2 (en) | 1985-10-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56149646A (en) | Operation controller | |
JPS5621240A (en) | Information processor | |
ES8402954A1 (en) | Information processing unit. | |
JPS5533280A (en) | Data processing system | |
JPS578852A (en) | Sequenced instruction execution control system | |
JPS57168350A (en) | Information processor | |
KR100301391B1 (en) | Subroutine branch instruction execution method and device | |
JPS57756A (en) | Data processor | |
WO1984000833A1 (en) | Pre-execution next address calculating mechanism | |
JPS5617447A (en) | Instruction-mode selection system | |
JPS56157538A (en) | Data processing system of advanced mode control | |
JPS5760442A (en) | Instruction refetch control system | |
JPS5582357A (en) | Information processing unit | |
JPS57212551A (en) | Operation controller | |
JPS5785148A (en) | Instruction sequence control device | |
JPS5523510A (en) | Sequence control unit | |
JPS56147246A (en) | Program control device | |
JPS57101945A (en) | Control system of information processor | |
JPS57191758A (en) | System for storing test program in main storage | |
JPS5588141A (en) | Microprogram control system | |
JPS5640954A (en) | Data processing system | |
JPS5794853A (en) | Data processor | |
JPH0353322A (en) | Information processor | |
SE8500156L (en) | PROCEDURE FOR PROCESSING MACHINE-CODED INSTRUCTION WORDS AND DATA PROCESSOR FOR EXECUTING THE PROCEDURE | |
JPS5696336A (en) | Processing system for multilayer level microprogram |