JPS5776624A - Input and output control adapter - Google Patents

Input and output control adapter

Info

Publication number
JPS5776624A
JPS5776624A JP55153095A JP15309580A JPS5776624A JP S5776624 A JPS5776624 A JP S5776624A JP 55153095 A JP55153095 A JP 55153095A JP 15309580 A JP15309580 A JP 15309580A JP S5776624 A JPS5776624 A JP S5776624A
Authority
JP
Japan
Prior art keywords
information
adapter
magnetic disk
cross
control adapter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55153095A
Other languages
Japanese (ja)
Other versions
JPS617663B2 (en
Inventor
Tomonaga Ooyama
Shinichi Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55153095A priority Critical patent/JPS5776624A/en
Publication of JPS5776624A publication Critical patent/JPS5776624A/en
Publication of JPS617663B2 publication Critical patent/JPS617663B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4022Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To prevent data from being destroyed by providing every adapter with a storage means of storing the state of coupling between an input-output device and a host device which performs transfer through all buses. CONSTITUTION:An information transfer control means updates reserve information and in-use display information, set from either one of magnetic disk controllers DC#0 and DC#1, in both cross-call information memories M#0 and M#1 simultaneously. When a power source S#0 or S#1 for one magnetic disk control adapter is put to work and when the adapter disconnected from a magnetic disk controller is enabled to be coupled, necessary cross information in a cross call information memory in the other magnetic control adapter in operation is written in a cross call information in the former magnetic disk control adapter right after the power source is put to work or when its coupling operation operation is enabled.
JP55153095A 1980-10-31 1980-10-31 Input and output control adapter Granted JPS5776624A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55153095A JPS5776624A (en) 1980-10-31 1980-10-31 Input and output control adapter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55153095A JPS5776624A (en) 1980-10-31 1980-10-31 Input and output control adapter

Publications (2)

Publication Number Publication Date
JPS5776624A true JPS5776624A (en) 1982-05-13
JPS617663B2 JPS617663B2 (en) 1986-03-07

Family

ID=15554858

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55153095A Granted JPS5776624A (en) 1980-10-31 1980-10-31 Input and output control adapter

Country Status (1)

Country Link
JP (1) JPS5776624A (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6389455U (en) * 1986-12-01 1988-06-10
JPH053729U (en) * 1991-02-20 1993-01-22 三菱自動車エンジニアリング株式会社 Mechanism to prevent simultaneous meshing of transmissions

Also Published As

Publication number Publication date
JPS617663B2 (en) 1986-03-07

Similar Documents

Publication Publication Date Title
JPS57117027A (en) Signal sending and receiving circuit
JPS57178523A (en) Terminal controller
JPS5776624A (en) Input and output control adapter
ES8708071A1 (en) Device having a memory.
JPS56166614A (en) Mixing console
JPS5730170A (en) Buffer memory control system
JPS57162050A (en) Exclusive control system
JPS6462704A (en) High speed working system
JPS558605A (en) Data processing system
JPS5443648A (en) Logout controller
JPS6473415A (en) Optical disk sub-system
JPS57182865A (en) Microprocessor
JPS5622157A (en) Process system multiplexing system
JPS6418802A (en) Automatic power supply control system
JPS5664588A (en) Restart processing system
JPS54154235A (en) Data process system containing peripheral unit adaptor
JPS57103530A (en) Channel controlling system
JPS5786968A (en) Doubled computer system
JPS6470884A (en) Three-dimensional processing system
JPS57196329A (en) Program loading system
JPS63239027A (en) Control device of injection molder
JPS6470842A (en) Data control system
JPS56169287A (en) Static memory
JPS5868129A (en) Buffer memory device
JPS5636724A (en) Electric power source controller