JPS5769766A - Ship carrier - Google Patents
Ship carrierInfo
- Publication number
- JPS5769766A JPS5769766A JP14619080A JP14619080A JPS5769766A JP S5769766 A JPS5769766 A JP S5769766A JP 14619080 A JP14619080 A JP 14619080A JP 14619080 A JP14619080 A JP 14619080A JP S5769766 A JPS5769766 A JP S5769766A
- Authority
- JP
- Japan
- Prior art keywords
- side substrate
- upper side
- wiring conductors
- semiconductor device
- lower side
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
PURPOSE:To contrive to enhance thermal shock resistance and damp resistance of a semiconductor device by a method wherein conductive layers connected to the semiconductor device are provided on an upper side substrate, and the layers are connected to conductive layers on a lower side substrate having outside connecting terminals through penetration holes in the upper side substrate. CONSTITUTION:The carrier substrate 6 is constituted of a laminated body of the upper side substrate 7 and the lower side substrate 8 being formed with wiring conductors 7a, 8a, the semiconductor device 10 being put on the upper side substrate 7 is connected to the wiring conductors 7a with fine metal wires 11, the wiring conductors 7a are connected to the wiring conductors 8a on the lower side substrate 8 through the penetrating holes 9 in the upper side substrate 7, the wiring conductors 8a are connected to the outside connecting terminals, and the upper part thereof is coated with an epoxy resin 12. Accordingly the device is rigid against thermal stress to be generated by dipping in solder, etc., and because it is covered completely, the device has also superior damp resistance.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14619080A JPS5769766A (en) | 1980-10-17 | 1980-10-17 | Ship carrier |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14619080A JPS5769766A (en) | 1980-10-17 | 1980-10-17 | Ship carrier |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5769766A true JPS5769766A (en) | 1982-04-28 |
Family
ID=15402164
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14619080A Pending JPS5769766A (en) | 1980-10-17 | 1980-10-17 | Ship carrier |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5769766A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61290758A (en) * | 1985-06-19 | 1986-12-20 | Matsushita Electric Ind Co Ltd | Printed circuit element |
JPH01146529U (en) * | 1988-03-31 | 1989-10-09 | ||
US5309326A (en) * | 1991-12-06 | 1994-05-03 | Rohm Co., Ltd. | Circuit module having stacked circuit boards |
-
1980
- 1980-10-17 JP JP14619080A patent/JPS5769766A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61290758A (en) * | 1985-06-19 | 1986-12-20 | Matsushita Electric Ind Co Ltd | Printed circuit element |
JPH01146529U (en) * | 1988-03-31 | 1989-10-09 | ||
US5309326A (en) * | 1991-12-06 | 1994-05-03 | Rohm Co., Ltd. | Circuit module having stacked circuit boards |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1263126A (en) | A package for one or more active or passive circuit components | |
EP0246893A3 (en) | Semiconductor device comprising an insulating wiring substrate and method of manufacturing it | |
KR910013444A (en) | Electronic device and manufacturing method | |
JPS5731166A (en) | Semiconductor device | |
GB1428701A (en) | Electrical circuit arrangements | |
JPS55111151A (en) | Integrated circuit device | |
JPS5769766A (en) | Ship carrier | |
EP0126164A4 (en) | Method of connecting double-sided circuits. | |
JPS6419737A (en) | Multilayer interconnection tape carrier | |
JPS5797634A (en) | Hybrid integrated circuit | |
JPS5618448A (en) | Composite electronic part | |
KR900013603A (en) | High Reliability Plastic Packages for Integrated Circuits | |
JPS57166051A (en) | Semiconductor device | |
JPS6450592A (en) | Super-heat dissipation type composite circuit board | |
JPS6489350A (en) | Package for containing semiconductor element | |
JPS56142659A (en) | Semiconductor device | |
JPS57121255A (en) | Electric circuit element with metallic bump and mounting method of the seme | |
JPS57136352A (en) | Semiconductor device of resin potted type | |
JPS6482646A (en) | Connection of integrated circuit element | |
JPS57187955A (en) | Sealing structure of semiconductor element | |
JPS6464298A (en) | Hybrid integrated circuit | |
JPS57147262A (en) | Manufacture of semiconductor device | |
JPS6489547A (en) | Board for mounting semiconductor element | |
FR2336024A2 (en) | Multilayer hybrid printed circuit - has semiconductor and passive components on stacked boards encapsulated in resin with heat sinks | |
JPS56118378A (en) | Semiconductor device |