JPS5755439A - Common bus control system - Google Patents
Common bus control systemInfo
- Publication number
- JPS5755439A JPS5755439A JP55131270A JP13127080A JPS5755439A JP S5755439 A JPS5755439 A JP S5755439A JP 55131270 A JP55131270 A JP 55131270A JP 13127080 A JP13127080 A JP 13127080A JP S5755439 A JPS5755439 A JP S5755439A
- Authority
- JP
- Japan
- Prior art keywords
- common bus
- transfer request
- input
- signal
- request signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Small-Scale Networks (AREA)
- Bus Control (AREA)
Abstract
PURPOSE:To realize the sure management with a simple circuit, by starting or stopping of exclusive use of buses by a managing device, through the presence of a transfer request signal from a plurality of input and output controllers connected to a common bus. CONSTITUTION:A data transfer request condition 31 produced between input and output devices managed with a main storage device 2 and input and output controller 3-1' which are connected to a common bus 4, a filp-flop (FF)32 is set, and a transfer request signal 41 is transmitted to an FF1 of a central processing unit 1' via a common bus 4. The FF11 is set, and the occupying right of the common bus 4 is given to the input and output controller 3-1'. When the transfer is finished, a signal 42 from the storage device 42 is outputted, and an FF32 is reset with a signal 45 via a gate 37. When a transfer request signal 41 is transmitted to a time limit circuit 33 and a specified time is elapsed, a time limit signal 43 is outputted and the FF32 is reset via the gate 37. Thus, the transfer request signal 41 vanishes, and an inverter 12 resets the FF11. Thus, the buses are controlled surely with a simple device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55131270A JPS5755439A (en) | 1980-09-20 | 1980-09-20 | Common bus control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55131270A JPS5755439A (en) | 1980-09-20 | 1980-09-20 | Common bus control system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5755439A true JPS5755439A (en) | 1982-04-02 |
JPH0142014B2 JPH0142014B2 (en) | 1989-09-08 |
Family
ID=15053994
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55131270A Granted JPS5755439A (en) | 1980-09-20 | 1980-09-20 | Common bus control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5755439A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61168098A (en) * | 1985-01-21 | 1986-07-29 | パイオニア株式会社 | Automatic measuring apparatus using microcomputer |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55121521A (en) * | 1979-03-13 | 1980-09-18 | Panafacom Ltd | Data bus control system |
-
1980
- 1980-09-20 JP JP55131270A patent/JPS5755439A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55121521A (en) * | 1979-03-13 | 1980-09-18 | Panafacom Ltd | Data bus control system |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61168098A (en) * | 1985-01-21 | 1986-07-29 | パイオニア株式会社 | Automatic measuring apparatus using microcomputer |
Also Published As
Publication number | Publication date |
---|---|
JPH0142014B2 (en) | 1989-09-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1221173A (en) | Microcomputer system with bus control means for peripheral processing devices | |
EP0336577A3 (en) | Dynamic burst control for data transfers | |
FI872397A (en) | Multiprocessor system controller | |
JPS5755439A (en) | Common bus control system | |
AU6672681A (en) | Data transmission | |
JPS57164329A (en) | Display controlling system | |
KR910008451B1 (en) | Method for data exchange between a first and second processor | |
JPS5727322A (en) | Input and output controlling system of computer | |
JPS57136203A (en) | Process control system | |
JPS57199030A (en) | Distributed interruption priority controlling method | |
JPS5627429A (en) | Bus control system | |
JPS5582330A (en) | Common bus control unit | |
JPS56129931A (en) | Interruption controlling system | |
JPS55123704A (en) | Maintenance device of control unit | |
JPS57197631A (en) | Method of controlling information processing system | |
JPS5696311A (en) | Bus centralized monitoring system | |
JPS57150017A (en) | Direct memory access system | |
JPS57209521A (en) | Transmission control circuit for computer system | |
JPS57114925A (en) | Hold control system | |
JPS56118152A (en) | Control system for retrial | |
JPS56155453A (en) | Program execution controlling system | |
JPS5798029A (en) | Bus priority processing | |
JPS5699531A (en) | Control method for bus usufructuary right of direct memory access channel | |
JPS642159A (en) | Bus controller for multiprocessor | |
JPS57197669A (en) | Switching method for controlling system in duplex system |