JPS57186293A - Semiconductor storing unit - Google Patents
Semiconductor storing unitInfo
- Publication number
- JPS57186293A JPS57186293A JP7104481A JP7104481A JPS57186293A JP S57186293 A JPS57186293 A JP S57186293A JP 7104481 A JP7104481 A JP 7104481A JP 7104481 A JP7104481 A JP 7104481A JP S57186293 A JPS57186293 A JP S57186293A
- Authority
- JP
- Japan
- Prior art keywords
- bit lines
- gate
- bit
- eprom
- memory cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
Landscapes
- Static Random-Access Memory (AREA)
- Read Only Memory (AREA)
Abstract
PURPOSE:To contrive speed-up of an EPROM by reducing the parasitic capacitance, by installing an NOR gate transistor between the memory cell and the power source. CONSTITUTION:Bit lines 131-13n are connected to power sources, respectively, through bit drivers Q1-Qn which are turned on and off in accordance with the output of outputs C1-Cn of column decoders, and an NOR gate having plural transistors Tr1-Trn which receive electric potentials at connecting points N1 -Nn of the bit drivers Q1-Qn and bit lines B1-Bn at their gate and forming a pre-sensing amplifier is provided. When this circuit configuration is used, electric potentials at bit lines which change depending upon the information stored in the memory cell, enter into the pre-sensing amplifier through T1, N1, Tr1, etc., and the parasitic capacitance becomes smaller than that of conventional circuit configurations. Therefore, speed-up of the EPROM can be realized.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7104481A JPS57186293A (en) | 1981-05-12 | 1981-05-12 | Semiconductor storing unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7104481A JPS57186293A (en) | 1981-05-12 | 1981-05-12 | Semiconductor storing unit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57186293A true JPS57186293A (en) | 1982-11-16 |
Family
ID=13449122
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7104481A Pending JPS57186293A (en) | 1981-05-12 | 1981-05-12 | Semiconductor storing unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57186293A (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59186199A (en) * | 1983-04-08 | 1984-10-22 | Seiko Epson Corp | Semiconductor memory |
JPS6028098A (en) * | 1983-07-25 | 1985-02-13 | Hitachi Ltd | Memory reading circuit |
JPS6151696A (en) * | 1984-08-22 | 1986-03-14 | Hitachi Micro Comput Eng Ltd | Semiconductor memory |
JPS61187198A (en) * | 1985-02-13 | 1986-08-20 | Mitsubishi Electric Corp | Semiconductor memory device |
JPH01204294A (en) * | 1988-02-08 | 1989-08-16 | Mitsubishi Electric Corp | Semiconductor integrated circuit device |
JPH01279498A (en) * | 1988-05-02 | 1989-11-09 | Hitachi Ltd | Semiconductor memory |
US6418062B1 (en) * | 2001-03-01 | 2002-07-09 | Halo Lsi, Inc. | Erasing methods by hot hole injection to carrier trap sites of a nonvolatile memory |
US6442068B1 (en) * | 1999-07-30 | 2002-08-27 | Stmicroelectronics S.R.L. | Non-volatile memory with functional capability of burst mode read and page mode read during suspension of an operation of electrical alteration |
US6459621B1 (en) * | 1996-09-30 | 2002-10-01 | Hitachi, Ltd. | Semiconductor integrated circuit and data processing system |
JP2011165280A (en) * | 2010-02-12 | 2011-08-25 | Renesas Electronics Corp | Nonvolatile semiconductor memory |
-
1981
- 1981-05-12 JP JP7104481A patent/JPS57186293A/en active Pending
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59186199A (en) * | 1983-04-08 | 1984-10-22 | Seiko Epson Corp | Semiconductor memory |
JPS6028098A (en) * | 1983-07-25 | 1985-02-13 | Hitachi Ltd | Memory reading circuit |
JPS6151696A (en) * | 1984-08-22 | 1986-03-14 | Hitachi Micro Comput Eng Ltd | Semiconductor memory |
JPH0522999B2 (en) * | 1984-08-22 | 1993-03-31 | Hitachi Maikon Shisutemu Kk | |
JPS61187198A (en) * | 1985-02-13 | 1986-08-20 | Mitsubishi Electric Corp | Semiconductor memory device |
JPH01204294A (en) * | 1988-02-08 | 1989-08-16 | Mitsubishi Electric Corp | Semiconductor integrated circuit device |
JPH01279498A (en) * | 1988-05-02 | 1989-11-09 | Hitachi Ltd | Semiconductor memory |
US6459621B1 (en) * | 1996-09-30 | 2002-10-01 | Hitachi, Ltd. | Semiconductor integrated circuit and data processing system |
US6442068B1 (en) * | 1999-07-30 | 2002-08-27 | Stmicroelectronics S.R.L. | Non-volatile memory with functional capability of burst mode read and page mode read during suspension of an operation of electrical alteration |
US6418062B1 (en) * | 2001-03-01 | 2002-07-09 | Halo Lsi, Inc. | Erasing methods by hot hole injection to carrier trap sites of a nonvolatile memory |
JP2011165280A (en) * | 2010-02-12 | 2011-08-25 | Renesas Electronics Corp | Nonvolatile semiconductor memory |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950024217A (en) | Semiconductor memory | |
GB1502270A (en) | Word line driver circuit in memory circuit | |
KR930024162A (en) | Semiconductor memory | |
JPS57186293A (en) | Semiconductor storing unit | |
KR890010909A (en) | Semiconductor memory circuit | |
KR940012618A (en) | Semiconductor integrated circuit device | |
KR970012696A (en) | Ferroelectric memory device | |
KR950004534A (en) | Level shifter | |
KR900000915A (en) | Nonvolatile Semiconductor Memory | |
KR900010776A (en) | Integrated circuit with memory | |
KR860006875A (en) | Semiconductor devices | |
US4518872A (en) | MOS Transition detector for plural signal lines using non-overlapping complementary interrogation pulses | |
KR940018975A (en) | Semiconductor memory | |
US4289973A (en) | AND-gate clock | |
KR870700181A (en) | High Reliability Complement Logic Circuit | |
KR970063262A (en) | Short Chip Memory System with Decoder for Pulse Word Line | |
KR960039008A (en) | Method for writing data in nonvolatile semiconductor memory device and nonvolatile semiconductor memory device | |
JPH0783062B2 (en) | Master-slice type semiconductor device | |
KR960005393B1 (en) | Cache memory system | |
US4130896A (en) | Peripheral circuit in a memory system | |
ATE64229T1 (en) | INTEGRATED CIRCUIT OF A DYNAMIC SEMICONDUCTOR MEMORY DESIGNED WITH COMPLEMENTARY CIRCUIT TECHNOLOGY. | |
KR100362897B1 (en) | The circuit of memory and non memory for low power-loss by charge reusing method | |
KR890008839A (en) | Integrated memory circuit | |
KR0142973B1 (en) | Voltage boosting circuit of semiconductor memory | |
JPS60197999A (en) | Semiconductor storing circuit |