JPS57179915A - Data write-in system in external storage device - Google Patents

Data write-in system in external storage device

Info

Publication number
JPS57179915A
JPS57179915A JP6357981A JP6357981A JPS57179915A JP S57179915 A JPS57179915 A JP S57179915A JP 6357981 A JP6357981 A JP 6357981A JP 6357981 A JP6357981 A JP 6357981A JP S57179915 A JPS57179915 A JP S57179915A
Authority
JP
Japan
Prior art keywords
write
level
bit
bits
encoding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6357981A
Other languages
Japanese (ja)
Inventor
Makoto Matsuhashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP6357981A priority Critical patent/JPS57179915A/en
Publication of JPS57179915A publication Critical patent/JPS57179915A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/14Digital recording or reproducing using self-clocking codes
    • G11B20/1403Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1423Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code
    • G11B20/1426Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code conversion to or from block codes or representations thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

PURPOSE:To increase the storage density and the capacity of recording medium of the same size, by assigning a different write-in level to each of input bit, encoding each bit and executing the encoding processing for all the input data. CONSTITUTION:A different write-in level (in this example, full and a half level, two levels in total) with each bit is assigned for encoding to each of a plurality of bits (in this example, two bits) in the order of an input bit signal. A shift register 1 inputs a write-in data Dw to a write-in level designation circuit 2 at each two bits in the order of input bit. This designation circuit 2 designates the write-in level to each bit. Through this designation, a write-in current generating circuit 3 generates a write-in current I2, which is generated for a full level I2F and a half level I2H in accordance with the bits and recorded with heads 4, 5,- n. Thus, recording is made with double density as conventional systems.
JP6357981A 1981-04-27 1981-04-27 Data write-in system in external storage device Pending JPS57179915A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6357981A JPS57179915A (en) 1981-04-27 1981-04-27 Data write-in system in external storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6357981A JPS57179915A (en) 1981-04-27 1981-04-27 Data write-in system in external storage device

Publications (1)

Publication Number Publication Date
JPS57179915A true JPS57179915A (en) 1982-11-05

Family

ID=13233304

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6357981A Pending JPS57179915A (en) 1981-04-27 1981-04-27 Data write-in system in external storage device

Country Status (1)

Country Link
JP (1) JPS57179915A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54120515A (en) * 1978-03-10 1979-09-19 Toshiba Corp Coding system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54120515A (en) * 1978-03-10 1979-09-19 Toshiba Corp Coding system

Similar Documents

Publication Publication Date Title
JPS5750307A (en) Time base correcting device
GB1526828A (en) Information processing system
ES460639A1 (en) Methods of and apparatus for encoding and recovering binary digital signals
US3938083A (en) Parity checking a double-frequency coherent-phase data signal
JPS57179915A (en) Data write-in system in external storage device
JPS57117198A (en) Memory system with parity
JPS55125516A (en) Memory control system
JPS55125597A (en) Semiconductor memory circuit
JPS57189396A (en) Controller for plural storage parts in data processing system
JPS5710846A (en) Information processing equipment
JPS5758280A (en) Method for making memory address
JPS5774898A (en) Main storage device
JPS54139511A (en) Time code signal generator for recording
KR0183932B1 (en) Fifo control circuit
JPS55135395A (en) Storage unit for infromation
JPH02294859A (en) Recording system for parity bit
JPS57130296A (en) Transfer control circuit for stored information
JPS554757A (en) Error control system of memory unit
SU881876A1 (en) Error detecting storage device
SU907587A1 (en) Information-correcting storage device
JPS60153550A (en) Data storage device
JPS6321995B2 (en)
JPS5731062A (en) Log information store system
JPS56165997A (en) Parity check system for storage device
JPS6421762A (en) Digital information signal recording and reproducing circuit