JPS57173223A - Phase comparator circuit - Google Patents

Phase comparator circuit

Info

Publication number
JPS57173223A
JPS57173223A JP56057927A JP5792781A JPS57173223A JP S57173223 A JPS57173223 A JP S57173223A JP 56057927 A JP56057927 A JP 56057927A JP 5792781 A JP5792781 A JP 5792781A JP S57173223 A JPS57173223 A JP S57173223A
Authority
JP
Japan
Prior art keywords
outputs
flip
flops
output
comparator circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56057927A
Other languages
Japanese (ja)
Inventor
Jun Miyagawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP56057927A priority Critical patent/JPS57173223A/en
Publication of JPS57173223A publication Critical patent/JPS57173223A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/26—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being duration, interval, position, frequency, or sequence

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

PURPOSE:To eliminate the need for initialization while speeding up operation by eliminating an astable state by using a setting priority type flip-flop. CONSTITUTION:Waveform shaping circuits 11 and 12, gate circuits 13 and 14, and flip-flops 15 and 16 use AND gates and OR gates respectively and constitute a phase comparator circuit together with inverters G17 and G18, and NAND gates 17 and 18. When an input signal Sig and a reference signal Ref are both 0s, the outputs of the flip-flops 15 and 16 are both 1s and outputs A and B are both 1s. When the input signal Sig is 0, the outputs of the flip-flops 15 and 16 are unchanged, so the output B is 1. Then when the reference signal Ref goes up to 1, the outputs of the gate circuits 13 and 14 are 0s and the flip-flops 15 and 16 are reset to generate outputs 0. In this case, the output B goes up to 1, but the output A is still 1.
JP56057927A 1981-04-17 1981-04-17 Phase comparator circuit Pending JPS57173223A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56057927A JPS57173223A (en) 1981-04-17 1981-04-17 Phase comparator circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56057927A JPS57173223A (en) 1981-04-17 1981-04-17 Phase comparator circuit

Publications (1)

Publication Number Publication Date
JPS57173223A true JPS57173223A (en) 1982-10-25

Family

ID=13069632

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56057927A Pending JPS57173223A (en) 1981-04-17 1981-04-17 Phase comparator circuit

Country Status (1)

Country Link
JP (1) JPS57173223A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01162417A (en) * 1987-11-20 1989-06-26 Motorola Inc Frequency synthesizer equipped with digital phase detector having optimum steering and level type locking display

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01162417A (en) * 1987-11-20 1989-06-26 Motorola Inc Frequency synthesizer equipped with digital phase detector having optimum steering and level type locking display

Similar Documents

Publication Publication Date Title
AU509925B2 (en) Input/output interface logic for concurrent operations
GB1549642A (en) Inverters and logic gates employing inverters
AU505582B2 (en) Priority interrupt logic circuits
HK42279A (en) Logic circuit
JPS57173223A (en) Phase comparator circuit
JPS5381061A (en) Logical circuit
JPS54154964A (en) Programable counter
JPS5647826A (en) Waveform generator
JPS5775024A (en) Schmitt trigger circuit
JPS5360129A (en) Full adder circuit
JPS52124835A (en) Level conversion circuit
JPS52153658A (en) Counter circuit
JPS5370653A (en) Digital output unit
JPS5293259A (en) Phase inverter with master and servant flip-flop circuits
JPS5545221A (en) Clock break detection circuit
JPS5370639A (en) 1-bit arithmetic operation circuit
JPS5511624A (en) Holding device of multiple selection signal
FR2433263A1 (en) Control circuit for flip=flop - has inverter with two NOR circuits, OR circuits and flip=flop using time signal (BE 8.2.80)
JPS5744325A (en) Master and slave flip-flop
JPS57112129A (en) Latch circuit
JPS56104535A (en) Timer circuit
JPS51150955A (en) Phase comparison circuit
JPS5779727A (en) Flip-flop circuit
JPS53140957A (en) D type flip flop
JPS5292326A (en) Inverter