JPS57101922A - Function converting circuit - Google Patents
Function converting circuitInfo
- Publication number
- JPS57101922A JPS57101922A JP17720180A JP17720180A JPS57101922A JP S57101922 A JPS57101922 A JP S57101922A JP 17720180 A JP17720180 A JP 17720180A JP 17720180 A JP17720180 A JP 17720180A JP S57101922 A JPS57101922 A JP S57101922A
- Authority
- JP
- Japan
- Prior art keywords
- exponent
- argument
- binary
- mantissa
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/14—Conversion to or from non-weighted codes
- H03M7/24—Conversion to or from floating-point codes
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Complex Calculations (AREA)
Abstract
PURPOSE:To obtain a function converting circuit having a small and wide dynamic range and a wide high resolution range, by converting a binary argument to a binary floating decimal, and applying its mantissa and exponent to a storage circuit an a storage address. CONSTITUTION:When a binary argument is applied to a circuit, a priority encoder 1 outputs 7 of a binary number when its exponent is ''1'' in such a way as ''0'' of a binary number when A9 through A15 are all ''0'', and ''1'' of a binary number when A10 through A15 are all ''0''. Subsequently, a multiplexer 2 receives A0 through A15 of the argument and an exponent being an output of the encoder 1, and outputs A8 through A15 when the exponent is 7 in such a way as A0 through A8 when the exponent is ''0'' and A1 through A0 when the exponent is ''1''. In this case, the output of the priority encoder 1 shows the exponent of the argument whose A8 only is ''1'', and the outut of the multiplexer 2 shows the mantissa. Accordingly, said mantissa and exponent are applied to a storage circuit 3 as a storage address, and a function corresponding to the argument is outputted.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17720180A JPS57101922A (en) | 1980-12-17 | 1980-12-17 | Function converting circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17720180A JPS57101922A (en) | 1980-12-17 | 1980-12-17 | Function converting circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57101922A true JPS57101922A (en) | 1982-06-24 |
Family
ID=16026937
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17720180A Pending JPS57101922A (en) | 1980-12-17 | 1980-12-17 | Function converting circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57101922A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0578950A2 (en) * | 1992-07-15 | 1994-01-19 | International Business Machines Corporation | Method and apparatus for converting floating-point pixel values to byte pixel values by table lookup |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5343446A (en) * | 1976-10-01 | 1978-04-19 | Agency Of Ind Science & Technol | Function generating method |
-
1980
- 1980-12-17 JP JP17720180A patent/JPS57101922A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5343446A (en) * | 1976-10-01 | 1978-04-19 | Agency Of Ind Science & Technol | Function generating method |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0578950A2 (en) * | 1992-07-15 | 1994-01-19 | International Business Machines Corporation | Method and apparatus for converting floating-point pixel values to byte pixel values by table lookup |
EP0578950A3 (en) * | 1992-07-15 | 1995-11-22 | Ibm | Method and apparatus for converting floating-point pixel values to byte pixel values by table lookup |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5734251A (en) | Address conversion and generating system | |
ES462082A1 (en) | Processor circuit | |
KR840008859A (en) | Photodiode Array Device Arranged in Matrix | |
JPS57101922A (en) | Function converting circuit | |
JPS5544608A (en) | Kana-chinese character conversion device | |
JPS5572252A (en) | Mixing circuit for digital logarithmic value signal | |
JPS57187725A (en) | Digital logarithmic converter | |
JPS5247225A (en) | Brake inspection system | |
JPS5275233A (en) | Audio sound output system | |
JPS5440069A (en) | Ad converter | |
ES460066A1 (en) | A signal converter that uses weighted capabilities. (Machine-translation by Google Translate, not legally binding) | |
JPS51123491A (en) | Digital servo-control system | |
JPS53108757A (en) | Coding method | |
JPS5275945A (en) | Computation system | |
JPS52144936A (en) | Decimal system division system | |
JPS54136243A (en) | Address conversion circuit | |
JPS5720843A (en) | High-speed subtracting circuit | |
JPS5654548A (en) | Function transforming circuit for digital signal | |
JPS5265627A (en) | Address conversion system | |
JPS5347899A (en) | Address classifying system for mail matters | |
JPS5329480A (en) | Program controller | |
JPS5299044A (en) | Analogue memory circuit | |
JPS5455111A (en) | Digital agc system | |
JPS5778691A (en) | Prefix conversion control system | |
JPS57168373A (en) | Address converting device in picture processing |