JPS5683051A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS5683051A
JPS5683051A JP16114079A JP16114079A JPS5683051A JP S5683051 A JPS5683051 A JP S5683051A JP 16114079 A JP16114079 A JP 16114079A JP 16114079 A JP16114079 A JP 16114079A JP S5683051 A JPS5683051 A JP S5683051A
Authority
JP
Japan
Prior art keywords
integrated circuit
semiconductor integrated
hole
semiconductor device
plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16114079A
Other languages
Japanese (ja)
Inventor
Kenji Higashiyama
Hisashi Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP16114079A priority Critical patent/JPS5683051A/en
Publication of JPS5683051A publication Critical patent/JPS5683051A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Die Bonding (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

PURPOSE:To obtain a favorably heat-radiant semiconductor device by a method wherein a hole to put the semiconductor device in it is provided at the center part of a resin substrate, a plate having a favorable thermal conductivity is adhered closely to the lower face of the substrate and the semiconductor integrated circuit is fixed on the plate in the hole of the resin substrate. CONSTITUTION:The hole 13 larger than the semiconductor integrated circuit 6 is provided at the center part of the resin substrate 8 being provided with lead wires 9. The heat radiating plate 7 is adhered to the lower face of the substrate, and the semiconductor integrated circuit 6 is fixed on the plate 7 in the hole of the resin substrate. The semiconductor integrated circuit and the lead wires are connected with fine wires 10, and is sealed with an epoxy resin 11. By this way, the favorably heat radiant semiconductor device being able to package the semiconductor integrated circuit having a large power consumption can be obtained keeping the merit of the small and thin chip carrier type in that condition.
JP16114079A 1979-12-11 1979-12-11 Semiconductor device Pending JPS5683051A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16114079A JPS5683051A (en) 1979-12-11 1979-12-11 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16114079A JPS5683051A (en) 1979-12-11 1979-12-11 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS5683051A true JPS5683051A (en) 1981-07-07

Family

ID=15729346

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16114079A Pending JPS5683051A (en) 1979-12-11 1979-12-11 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS5683051A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996025763A3 (en) * 1995-02-15 1996-11-07 Ibm Organic chip carriers for wire bond-type chips
JP2011512025A (en) * 2008-01-18 2011-04-14 ケイエムダブリュ インコーポレーテッド Mounting method of printed circuit board

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS482058U (en) * 1971-05-27 1973-01-11
JPS492449U (en) * 1972-04-08 1974-01-10

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS482058U (en) * 1971-05-27 1973-01-11
JPS492449U (en) * 1972-04-08 1974-01-10

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996025763A3 (en) * 1995-02-15 1996-11-07 Ibm Organic chip carriers for wire bond-type chips
JP2011512025A (en) * 2008-01-18 2011-04-14 ケイエムダブリュ インコーポレーテッド Mounting method of printed circuit board
US9254531B2 (en) 2008-01-18 2016-02-09 Kmw Inc. PCB mounting method

Similar Documents

Publication Publication Date Title
EP0399447A3 (en) Plastic molded type semiconductor device
GB1393666A (en) Heat dissipation for power integrated circuit devices
JPS5769765A (en) Sealed body of semiconductor device
JPS57107063A (en) Semiconductor package
JPS5683051A (en) Semiconductor device
JPS55103746A (en) Semiconductor power supply assembly and method of manufacturing same
JPS6431443A (en) Semiconductor device
CA2017080A1 (en) Semiconductor device package structure
JPS6459841A (en) Semiconductor device
JPS57166051A (en) Semiconductor device
JPS5740966A (en) Semiconductor device
JPS57136352A (en) Semiconductor device of resin potted type
JPS55105354A (en) Resin-sealed semiconductor device
JPS56146263A (en) Manufacture of semiconductor device
JPS6414942A (en) Resin sealed semiconductor integrated circuit device
JPS56137662A (en) Semiconductor device
JPS5559754A (en) Semiconductor device
JPS5629352A (en) Resin-sealed semiconductor device
JPS57117263A (en) Cooler for dual-in-line package type integrated circuit element
JPS53110371A (en) Ceramic package type semiconductor device
GB1176326A (en) Improvements in and relating to Semiconductor Devices
JPS57147255A (en) Multichip lsi package
JPS5715448A (en) Semiconductor device
JPS57121260A (en) Semiconductor device
JPS57128047A (en) High frequency high power transistor