JPS5657349A - Transmission device - Google Patents
Transmission deviceInfo
- Publication number
- JPS5657349A JPS5657349A JP13307479A JP13307479A JPS5657349A JP S5657349 A JPS5657349 A JP S5657349A JP 13307479 A JP13307479 A JP 13307479A JP 13307479 A JP13307479 A JP 13307479A JP S5657349 A JPS5657349 A JP S5657349A
- Authority
- JP
- Japan
- Prior art keywords
- frame
- signal
- false
- transmission line
- frames
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/42—Loop networks
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Small-Scale Networks (AREA)
Abstract
PURPOSE:To ensure an assured insertion of the data into the frame of the transmission line, by transmitting the false random signal to the transmission line, deciding the number of the frames on the transmission line of the loop transmission system and then informing both the number and the sequence numbers of the frames to the signal processor. CONSTITUTION:The false signal is delivered from the false random signal generating circuit PG1 via the signal produced by counting the pulses sent from the timing generating circuit TIM through the counter CT1. This false signal is shifted to the region in the frame to be transmitted to the transmission line 1. The line is sent back to the transmission device 2 again after a circulation, and the value of the region in the frame is applied to the single side of the comparator CP1. And the output of the false random signal generator PG2 is applied to the other input of the circuit CP1. Then the counter CT2 is controlled through the synchronous lead-in control part CON until a coincidence is obtained between the both signals, thus securing a perfect synchronization. And the number and the sequence number of the frames are obtained via the differential detecting circuit SUB, the frame number holding register RG and the like to be then transmitted to the data signal processor. Thus the data can be inserted into the frame assuredly.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13307479A JPS5657349A (en) | 1979-10-16 | 1979-10-16 | Transmission device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13307479A JPS5657349A (en) | 1979-10-16 | 1979-10-16 | Transmission device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5657349A true JPS5657349A (en) | 1981-05-19 |
JPS6138897B2 JPS6138897B2 (en) | 1986-09-01 |
Family
ID=15096230
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13307479A Granted JPS5657349A (en) | 1979-10-16 | 1979-10-16 | Transmission device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5657349A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05301552A (en) * | 1992-04-27 | 1993-11-16 | Ikeda Bussan Co Ltd | Safety device for vehicle seat |
-
1979
- 1979-10-16 JP JP13307479A patent/JPS5657349A/en active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05301552A (en) * | 1992-04-27 | 1993-11-16 | Ikeda Bussan Co Ltd | Safety device for vehicle seat |
Also Published As
Publication number | Publication date |
---|---|
JPS6138897B2 (en) | 1986-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900015455A (en) | Circuitry for Eliminating Metastable Events Associated with Data Signals Asynchronous to Clock Signals | |
US4284843A (en) | Repeating station for use in digital data communications link | |
GB1360859A (en) | Data communications systems | |
JPS5657349A (en) | Transmission device | |
GB1249536A (en) | An adapter | |
JPS561642A (en) | Transmission error generating device | |
JPS6217779B2 (en) | ||
CA2031934A1 (en) | Flywheel circuit | |
JPS5690658A (en) | Compression system for japanese character data | |
JPS55142407A (en) | Synchronizing unit for pcm recording and reproducing unit | |
EP0344736A3 (en) | High-speed synchronous data transfer system | |
JPH03259639A (en) | Frame synchronization system | |
RU2007882C1 (en) | Device for clock synchronization | |
JPH04145566A (en) | Serial transferring circuit | |
KR950006826Y1 (en) | Serial data transmission circuit | |
JPS6316934B2 (en) | ||
JPS5748842A (en) | Frame synchronizing circuit | |
SU1562914A1 (en) | Multichannel device for connection of subscribers to common trunk | |
JPS5723369A (en) | Video cipher processing system | |
JPS56100574A (en) | Synchronous matching system | |
JPS5656060A (en) | Transmitter | |
JPS5631247A (en) | Communication system | |
JPS56156043A (en) | Transmitting system of series data | |
JPS57129048A (en) | Loop data transmitting device | |
KR950030551A (en) | Reduced Latency Asynchronous Serial Communicator |