JPS56119986A - Charge pumping memory - Google Patents
Charge pumping memoryInfo
- Publication number
- JPS56119986A JPS56119986A JP2434080A JP2434080A JPS56119986A JP S56119986 A JPS56119986 A JP S56119986A JP 2434080 A JP2434080 A JP 2434080A JP 2434080 A JP2434080 A JP 2434080A JP S56119986 A JPS56119986 A JP S56119986A
- Authority
- JP
- Japan
- Prior art keywords
- region
- bit line
- separation
- channel
- cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
Abstract
PURPOSE:To decrease area per cell and make possible higher integration by performing all of the separation between memory cells using a bit line commonly by p-n junctions. CONSTITUTION:A deep (n') type region 20 for separation is formed at the center of a shallow n<+> type region 12 connected to a power source line VCC and a deep n<+> region 28 for separation reaching the surface of a substrate 2 is also provided right under the central part of the region 10 connected to a bit line BL. The region 28 is formed by same ion implantation process as that for the region 20. A source- drain region 10 connected to the bit line of adjacent cells Q2, Q3 is used commonly, and the contact hole 26 of the region 10 and the bit line BL is one, thus the cell area is decreased. When in operation the bit line BL is set at 0V and the word line WL2 at positive potential, a channel inversion layer is formed only on the surface of the p type region 4a of the cell Q2 and when gate voltage is turned off, the channel disappears and the charge in that channel is injected into the region 4a.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2434080A JPS56119986A (en) | 1980-02-28 | 1980-02-28 | Charge pumping memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2434080A JPS56119986A (en) | 1980-02-28 | 1980-02-28 | Charge pumping memory |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56119986A true JPS56119986A (en) | 1981-09-19 |
JPS6410946B2 JPS6410946B2 (en) | 1989-02-22 |
Family
ID=12135443
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2434080A Granted JPS56119986A (en) | 1980-02-28 | 1980-02-28 | Charge pumping memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56119986A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0136819A2 (en) * | 1983-09-05 | 1985-04-10 | Hitachi, Ltd. | Semiconductor memory |
EP1180799A2 (en) | 2000-08-17 | 2002-02-20 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of manufacturing the same |
-
1980
- 1980-02-28 JP JP2434080A patent/JPS56119986A/en active Granted
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0136819A2 (en) * | 1983-09-05 | 1985-04-10 | Hitachi, Ltd. | Semiconductor memory |
EP1180799A2 (en) | 2000-08-17 | 2002-02-20 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of manufacturing the same |
EP1180799A3 (en) * | 2000-08-17 | 2005-09-28 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of manufacturing the same |
US7242608B2 (en) | 2000-08-17 | 2007-07-10 | Kabushiki Kaisha Toshiba | Semiconductor memory device having a floating storage bulk region capable of holding/emitting excessive majority carriers |
US7257015B2 (en) | 2000-08-17 | 2007-08-14 | Kabushiki Kaisha Toshiba | Semiconductor memory device having a floating storage bulk region |
US7710785B2 (en) | 2000-08-17 | 2010-05-04 | Kabushiki Kaisha Toshiba | Semiconductor memory device having a floating storage bulk region capable of holding/emitting excessive majority carriers |
US7855920B2 (en) | 2000-08-17 | 2010-12-21 | Kabushiki Kaisha Toshiba | Semiconductor memory device having a floating storage bulk region capable of holding/emitting excessive majority carriers |
Also Published As
Publication number | Publication date |
---|---|
JPS6410946B2 (en) | 1989-02-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5723261A (en) | Semiconductor memory | |
IE812977L (en) | Semiconductors memory device | |
JPS56119986A (en) | Charge pumping memory | |
JPS5647992A (en) | Nonvolatile semiconductor memory | |
JPS57150192A (en) | Non-volatile semiconductor memory device | |
JPS57118664A (en) | Semiconductor device | |
JPS5723259A (en) | Complementary type mos semiconductor device | |
JPS57166067A (en) | Bias generating unit for substrate | |
JPS56105666A (en) | Semiconductor memory device | |
JPS57120371A (en) | Manufacture of complementary type mos semiconductor | |
JPS57105890A (en) | Semiconductor storage device | |
JPS57103349A (en) | Semiconductor memory device | |
JPS57201066A (en) | Semiconductor memory cell | |
JPS6425461A (en) | Semiconductor memory cell and manufacture thereof | |
JPS57157560A (en) | Semiconductor integrated memory and using method thereof | |
JPS56124260A (en) | 1-transistor type memory cell | |
EP0081951A3 (en) | A semiconductor memory cell | |
JPS5587471A (en) | Mos dynamic circuit | |
JPS57201064A (en) | Semiconductor memory cell | |
JPS5591157A (en) | Mos dynamic memory | |
JPS6425462A (en) | Semiconductor memory cell and manufacture thereof | |
JPS564270A (en) | Memory cell | |
JPS54107269A (en) | Non-volatile semiconductor memory and its production | |
JPS57206069A (en) | Semiconductor memory device | |
JPS57206068A (en) | Semiconductor memory device |