JPS5585941A - Dma system for data transmission and reception unit - Google Patents
Dma system for data transmission and reception unitInfo
- Publication number
- JPS5585941A JPS5585941A JP15952778A JP15952778A JPS5585941A JP S5585941 A JPS5585941 A JP S5585941A JP 15952778 A JP15952778 A JP 15952778A JP 15952778 A JP15952778 A JP 15952778A JP S5585941 A JPS5585941 A JP S5585941A
- Authority
- JP
- Japan
- Prior art keywords
- selection circuit
- dmac
- reception
- data
- transmission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Bus Control (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Abstract
PURPOSE: To enable to control the data transmission and reception easily and efficiently, by selecting a plurality of direct memory access controllers for exclusive use of transmission and reception with the selection circuit every data frame of HDLC procedure.
CONSTITUTION: The bus 9 is connected to the processor MPU1 controlling the entire system and each block constitution as well as the memory MM2 is connected to the bus 9. At the transmission side, the selection circuit SSW5 selects the direct memory access controller DMAC every data block and alternately uses S#1DMAC3 and S#2DMAC4. At the reception side, the selection circuit RSW8 selects DMAC every data frame and alternately uses R#1DMAC6 and R#2DMAC7. As the data line is in high speed, it can be sufficiently applied by adding DMAC.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15952778A JPS5585941A (en) | 1978-12-21 | 1978-12-21 | Dma system for data transmission and reception unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15952778A JPS5585941A (en) | 1978-12-21 | 1978-12-21 | Dma system for data transmission and reception unit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5585941A true JPS5585941A (en) | 1980-06-28 |
Family
ID=15695708
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15952778A Pending JPS5585941A (en) | 1978-12-21 | 1978-12-21 | Dma system for data transmission and reception unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5585941A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59114629A (en) * | 1982-12-21 | 1984-07-02 | Nec Corp | Chain data controlling system |
JPS61271556A (en) * | 1985-05-28 | 1986-12-01 | Oki Electric Ind Co Ltd | Direct memory access system |
JPS62274955A (en) * | 1986-05-23 | 1987-11-28 | Oki Electric Ind Co Ltd | Hdlc line control system |
JP2000315186A (en) * | 1999-05-06 | 2000-11-14 | Hitachi Ltd | Semiconductor device |
-
1978
- 1978-12-21 JP JP15952778A patent/JPS5585941A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59114629A (en) * | 1982-12-21 | 1984-07-02 | Nec Corp | Chain data controlling system |
JPS61271556A (en) * | 1985-05-28 | 1986-12-01 | Oki Electric Ind Co Ltd | Direct memory access system |
JPS62274955A (en) * | 1986-05-23 | 1987-11-28 | Oki Electric Ind Co Ltd | Hdlc line control system |
JP2000315186A (en) * | 1999-05-06 | 2000-11-14 | Hitachi Ltd | Semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5455132A (en) | Input-output control system | |
JPS5585941A (en) | Dma system for data transmission and reception unit | |
JPS5672752A (en) | Controller for occupation of common bus line | |
JPS5368940A (en) | Information transmission system | |
JPS54127239A (en) | Input-output control system | |
JPS55116156A (en) | Multiple access unit for external memory unit | |
JPS5222446A (en) | Response method of communication control system | |
JPS5380144A (en) | Data transmission control system | |
JPS5390832A (en) | Microorder bus time-division controller | |
JPS5475955A (en) | Delivery system of monitor frame at terminal unit | |
JPS5437644A (en) | Information processing system | |
JPS5654509A (en) | Sequence controller | |
JPS52149932A (en) | Channel interrupt control system | |
JPS5427738A (en) | Bus stall processing system | |
JPS5392640A (en) | Queue control system | |
JPS5348433A (en) | Precedence control system | |
JPS5438735A (en) | Information transmitting system | |
JPS5363932A (en) | Direct memory access control system | |
JPS5436141A (en) | Information transfer system | |
JPS53125715A (en) | Terminal control system | |
JPS5390731A (en) | Control circuit for memory unit | |
JPS549546A (en) | Microprocessor control system | |
JPS51141539A (en) | Calculation system by visionary memory method | |
JPS5427737A (en) | Bus control system | |
JPS5351934A (en) | Sub channel metal access control system |