JPS5564693A - Buffer memory unit - Google Patents

Buffer memory unit

Info

Publication number
JPS5564693A
JPS5564693A JP13658378A JP13658378A JPS5564693A JP S5564693 A JPS5564693 A JP S5564693A JP 13658378 A JP13658378 A JP 13658378A JP 13658378 A JP13658378 A JP 13658378A JP S5564693 A JPS5564693 A JP S5564693A
Authority
JP
Japan
Prior art keywords
memory
main memory
unit
buffer memory
stored
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13658378A
Other languages
Japanese (ja)
Inventor
Nikiya Akagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP13658378A priority Critical patent/JPS5564693A/en
Publication of JPS5564693A publication Critical patent/JPS5564693A/en
Pending legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

PURPOSE: To make it possible to continue operations by minimizing an influence of a small error at a main memory address on the whole system by using the needed part of the buffer memory of a buffer memory unit, matching the processing speed of a logic unit with that of a main memory unit, instead of main memory.
CONSTITUTION: This unit is provided with address memory part 1 stored with addresses equivalent to data in a main memory, data memory part 2 stored with the copy of part of the contents of the main memory on a fixed unit, and error bit memory part 4 stored with bits indicating whether or not a fault occurs to main memory addresses corresponding to the contents of this data memory part 2. By controlling a read/write command from the logic unit, block contents with an error bit of "1" are not led out from the buffer memory and part of buffer memory is used as a substitute for the main memory. Consequently, an influence of a small error at a main memory address on the whole system is minimized to make it possible to continue operations.
COPYRIGHT: (C)1980,JPO&Japio
JP13658378A 1978-11-06 1978-11-06 Buffer memory unit Pending JPS5564693A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13658378A JPS5564693A (en) 1978-11-06 1978-11-06 Buffer memory unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13658378A JPS5564693A (en) 1978-11-06 1978-11-06 Buffer memory unit

Publications (1)

Publication Number Publication Date
JPS5564693A true JPS5564693A (en) 1980-05-15

Family

ID=15178664

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13658378A Pending JPS5564693A (en) 1978-11-06 1978-11-06 Buffer memory unit

Country Status (1)

Country Link
JP (1) JPS5564693A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4581701A (en) * 1982-04-23 1986-04-08 Hartmann & Braun Ag Monitoring plural process control stations
WO1987000943A1 (en) * 1985-08-02 1987-02-12 Ant Nachrichtentechnik Gmbh Circuit and process for coefficient transmission

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51127626A (en) * 1975-04-30 1976-11-06 Hitachi Ltd Information processor
JPS51138345A (en) * 1975-05-26 1976-11-29 Hitachi Ltd Information processing apparatus
JPS5282140A (en) * 1975-12-29 1977-07-09 Fujitsu Ltd Error control system for memory system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51127626A (en) * 1975-04-30 1976-11-06 Hitachi Ltd Information processor
JPS51138345A (en) * 1975-05-26 1976-11-29 Hitachi Ltd Information processing apparatus
JPS5282140A (en) * 1975-12-29 1977-07-09 Fujitsu Ltd Error control system for memory system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4581701A (en) * 1982-04-23 1986-04-08 Hartmann & Braun Ag Monitoring plural process control stations
WO1987000943A1 (en) * 1985-08-02 1987-02-12 Ant Nachrichtentechnik Gmbh Circuit and process for coefficient transmission

Similar Documents

Publication Publication Date Title
JPS5680872A (en) Buffer memory control system
ES433887A1 (en) A tracking device for a data processing system. (Machine-translation by Google Translate, not legally binding)
JPS5564693A (en) Buffer memory unit
JPS5617489A (en) Character display processing system
JPS55103636A (en) Display unit
EP0090137A3 (en) Access control system for digital data storage device
JPS52149039A (en) Buffer invalid control system
JPS563485A (en) Buffer memory device
JPS55135385A (en) Data processing system
JPS57133598A (en) System for write control of erroneous operation address
JPS5533282A (en) Buffer control system
JPS56105546A (en) Memory mapping circuit
JPS57212678A (en) Buffer storage device
JPS5672751A (en) Data transfer buffer unit
JPS55105884A (en) Address conversion device
JPS5619599A (en) Data processor having memory unit
JPS5786180A (en) Memory device having address converting mechanism
JPS56162151A (en) Information processing device
JPS57111899A (en) Constituting system of storage device
JPS5616984A (en) Paging processing system
JPS55146551A (en) Information processing unit
JPS55134463A (en) Multiprocessor
JPS5697164A (en) Test and set and test and reset system
JPS5413228A (en) Interface circuit of auxiliary memory unit
JPS56166563A (en) Error control system