JPS5548898A - Composite latch circuit - Google Patents

Composite latch circuit

Info

Publication number
JPS5548898A
JPS5548898A JP12283678A JP12283678A JPS5548898A JP S5548898 A JPS5548898 A JP S5548898A JP 12283678 A JP12283678 A JP 12283678A JP 12283678 A JP12283678 A JP 12283678A JP S5548898 A JPS5548898 A JP S5548898A
Authority
JP
Japan
Prior art keywords
circuit
scan
output
shift
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12283678A
Other languages
Japanese (ja)
Other versions
JPS6051729B2 (en
Inventor
Shigemori Yokoyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP53122836A priority Critical patent/JPS6051729B2/en
Publication of JPS5548898A publication Critical patent/JPS5548898A/en
Publication of JPS6051729B2 publication Critical patent/JPS6051729B2/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

PURPOSE:To enable scan-in and out with less number of input and output lines and to make easy the formation of back up data, by setting the operation modes of a plurality through the use of a plurality of latch circuits in the logical system such as computer. CONSTITUTION:The latch circuit Lm and the shift latch circuit Fm are provided. Further, the circuit provides the normal operation mode setting data to the circuit Lm and setting the output of the circuit Lm to the circuit Fm, shift latch hold mode setting data to circuit Lm and holding the value of circuit Fm, shift mode shifting the output of circuit Fm while holding the value of circuit Lm, and scan-in mode setting the output of circuit Fm to circuit Lm. The circuit like those are assembled to the logic system to constitute the shift register of a suitable bit length, allowing to scan in, scan out and back up the data with less number of input and output lines.
JP53122836A 1978-10-05 1978-10-05 composite latch circuit Expired JPS6051729B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP53122836A JPS6051729B2 (en) 1978-10-05 1978-10-05 composite latch circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP53122836A JPS6051729B2 (en) 1978-10-05 1978-10-05 composite latch circuit

Publications (2)

Publication Number Publication Date
JPS5548898A true JPS5548898A (en) 1980-04-08
JPS6051729B2 JPS6051729B2 (en) 1985-11-15

Family

ID=14845828

Family Applications (1)

Application Number Title Priority Date Filing Date
JP53122836A Expired JPS6051729B2 (en) 1978-10-05 1978-10-05 composite latch circuit

Country Status (1)

Country Link
JP (1) JPS6051729B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58121447A (en) * 1982-01-13 1983-07-19 Nec Corp Logical integrated circuit
JPS59119443A (en) * 1982-12-27 1984-07-10 Toshiba Corp Logic circuit
JPS60116046A (en) * 1983-11-28 1985-06-22 Toshiba Corp Logical circuit device
JPS60193199A (en) * 1983-12-05 1985-10-01 テキサス　インスツルメンツ　インコ−ポレイテツド Level sensitive latch stage

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58121447A (en) * 1982-01-13 1983-07-19 Nec Corp Logical integrated circuit
JPH033251B2 (en) * 1982-01-13 1991-01-18 Nippon Electric Co
JPS59119443A (en) * 1982-12-27 1984-07-10 Toshiba Corp Logic circuit
JPS60116046A (en) * 1983-11-28 1985-06-22 Toshiba Corp Logical circuit device
JPS60193199A (en) * 1983-12-05 1985-10-01 テキサス　インスツルメンツ　インコ−ポレイテツド Level sensitive latch stage

Also Published As

Publication number Publication date
JPS6051729B2 (en) 1985-11-15

Similar Documents

Publication Publication Date Title
ATE84165T1 (en) LOGICAL CIRCUIT WITH LINKED MULTIPORT FLIP FLOPS.
GB9111179D0 (en) An implementation of the ieee 1149.1 boundary-scan architecture
JPS5650439A (en) Binary multiplier cell circuit
JPS52143717A (en) Line display data synthesis hold circuit
JPS5668033A (en) Logic circuit
JPS56101224A (en) High-speed pattern generator
JPS5548898A (en) Composite latch circuit
JPS5338373A (en) Ic for watch
JPS5477533A (en) Signal generating device
JPS6421530A (en) Data transmission equipment
JPS5714922A (en) Storage device
JPS52137229A (en) Programmable logic array
JPS54154964A (en) Programable counter
JPS5696552A (en) Erastic storage
JPS5698030A (en) Odd dividing circuit
JPS55115131A (en) Display control unit
JPS5629892A (en) Clear control circuit
JPS5725744A (en) Interleaving circuit
JPS5671143A (en) Queue control system
JPS55164942A (en) Division circuit
JPS64811A (en) Pseudo random binary sequence generator
JPS6433968A (en) Charge coupling device
JPS54107629A (en) Key input unit
JPS56145370A (en) Logic circuit
JPS54122944A (en) Logic circuit