JPS5516249A - Time modifying system of electronic clock - Google Patents

Time modifying system of electronic clock

Info

Publication number
JPS5516249A
JPS5516249A JP8900378A JP8900378A JPS5516249A JP S5516249 A JPS5516249 A JP S5516249A JP 8900378 A JP8900378 A JP 8900378A JP 8900378 A JP8900378 A JP 8900378A JP S5516249 A JPS5516249 A JP S5516249A
Authority
JP
Japan
Prior art keywords
switch
zero
input
regulation
protect
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8900378A
Other languages
Japanese (ja)
Other versions
JPS5836756B2 (en
Inventor
Takeo Hara
Toshitame Tsukushi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP53089003A priority Critical patent/JPS5836756B2/en
Publication of JPS5516249A publication Critical patent/JPS5516249A/en
Publication of JPS5836756B2 publication Critical patent/JPS5836756B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Electric Clocks (AREA)

Abstract

PURPOSE: To select the existence of the protect of input switches for modification and the regulation of zero without increasing the input terminals of a LSI, by mounting each switch of input for midification and protect doubling as the regulation of zero.
CONSTITUTION: If each switch S1, S2 of hour modifying input and minute modifying input are in ON when a protect switch S3 doubling as the regulation of zero is not in ON, hours or minutes are not quickly sent because output is not produced at AND 5, 6. When the switch S3 is beforehand in ON, signals are transmitted to an hour quick sending circuit 7 or a minute quick sending circuit 8, and hours or minutes are quickly sent. When the switch 3 is before in ON, zero is regulated, and the output of the switch S1 or S2 is introduced to the circuits 7 or 8. When the switch S1 or S2 is beforehand in ON, the input of an AND 3 becomes to "0", zero is not regulated even if the switch S3 is in ON, but the signals of the switch S1 or S2 are forwarded to the circuits 7 or 8 by the output of the AND 5 or 6.
COPYRIGHT: (C)1980,JPO&Japio
JP53089003A 1978-07-20 1978-07-20 Electronic clock time adjustment device Expired JPS5836756B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP53089003A JPS5836756B2 (en) 1978-07-20 1978-07-20 Electronic clock time adjustment device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP53089003A JPS5836756B2 (en) 1978-07-20 1978-07-20 Electronic clock time adjustment device

Publications (2)

Publication Number Publication Date
JPS5516249A true JPS5516249A (en) 1980-02-04
JPS5836756B2 JPS5836756B2 (en) 1983-08-11

Family

ID=13958631

Family Applications (1)

Application Number Title Priority Date Filing Date
JP53089003A Expired JPS5836756B2 (en) 1978-07-20 1978-07-20 Electronic clock time adjustment device

Country Status (1)

Country Link
JP (1) JPS5836756B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5194992A (en) * 1974-10-04 1976-08-20

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60477A (en) * 1983-05-20 1985-01-05 Fuji Xerox Co Ltd Paper peeling device for fixing device of copying machine

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5241069A (en) * 1975-09-27 1977-03-30 Matsushita Electric Works Ltd Simple shower unit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5241069A (en) * 1975-09-27 1977-03-30 Matsushita Electric Works Ltd Simple shower unit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5194992A (en) * 1974-10-04 1976-08-20

Also Published As

Publication number Publication date
JPS5836756B2 (en) 1983-08-11

Similar Documents

Publication Publication Date Title
EP0292099A3 (en) Clock scheme for vlsi systems
JPS5516249A (en) Time modifying system of electronic clock
JPS5298961A (en) Circuit power source control system of semi-conductor ic element
MY106177A (en) Electronic trip device with short delay function.
JPS54945A (en) Integrated circuit providing output control function
JPS5543422A (en) Electronic timer
JPS5492358A (en) Electronic watch
IE802198L (en) Monolithic integrated circuit
JPS57194378A (en) Test circuit of electronic clock
JPS5485070A (en) Operation adjustment circuit of on timer and off timer
JPS5685134A (en) Input/output controlling system for data processor
JPS5326501A (en) Signal level conversion circuit
JPS5534741A (en) Micro computer input circuit
JPS5723132A (en) Acquisition system for priority right of interruption
JPS5416144A (en) Digital output circuit
JPS5381264A (en) Designing system for electronic watch
JPS55106390A (en) Electronic watch with ringing function
JPS5235954A (en) Self-operation confirming circuit
JPS5497301A (en) Signal transmission system
JPS567137A (en) Electronic control unit
JPS54114140A (en) Delay control system for input/output control device
JPS548858A (en) Reclosed circuit system of transmission line
JPS57196559A (en) Semiconductor integrated circuit
JPS6451739A (en) Sub signal processing circuit
JPS5416616A (en) Signal phase static leonard device