JPS55158657A - Electronic device - Google Patents
Electronic deviceInfo
- Publication number
- JPS55158657A JPS55158657A JP6659579A JP6659579A JPS55158657A JP S55158657 A JPS55158657 A JP S55158657A JP 6659579 A JP6659579 A JP 6659579A JP 6659579 A JP6659579 A JP 6659579A JP S55158657 A JPS55158657 A JP S55158657A
- Authority
- JP
- Japan
- Prior art keywords
- electrodes
- substrate
- chip
- connecting patterns
- edge portion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/2401—Structure
- H01L2224/2402—Laminated, e.g. MCM-L type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/10155—Shape being other than a cuboid
- H01L2924/10157—Shape being other than a cuboid at the active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Wire Bonding (AREA)
Abstract
PURPOSE:To prevent a short circuit of an edge portion by a method wherein a wiring pattern on a substrate and electrodes are connected by means of connecting patterns on a surface of another sheet. CONSTITUTION:A semiconductor chip 4 is buried in an opened hole 21 of a substrate 20 in thermoplastic resin through a buffer layer 22, and a surface of the chip 4 is approximately made the same as a surface of the substrate. A wiring pattern 23 is previously mounted on the substrate 20. Connecting patterns 25 are formed on a flexible sheet 24 in polyester, and made correspond to the electrodes 9 of the semiconductor chip. Conductive adhesives 26, 27 are applied, and the electrodes 9 and the connecting patterns are pressure-welded thermally. According to this method, an edge portion of the chip 4 and the electrodes 9 are not short-circuited.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6659579A JPS55158657A (en) | 1979-05-29 | 1979-05-29 | Electronic device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6659579A JPS55158657A (en) | 1979-05-29 | 1979-05-29 | Electronic device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55158657A true JPS55158657A (en) | 1980-12-10 |
Family
ID=13320435
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6659579A Pending JPS55158657A (en) | 1979-05-29 | 1979-05-29 | Electronic device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55158657A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57141933A (en) * | 1981-02-25 | 1982-09-02 | Nec Corp | Semiconductor device |
-
1979
- 1979-05-29 JP JP6659579A patent/JPS55158657A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57141933A (en) * | 1981-02-25 | 1982-09-02 | Nec Corp | Semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0996154A4 (en) | Semiconductor device and method for manufacturing the same, circuit substrate, and electronic device | |
MY120988A (en) | Hybrid wiring board, semiconductor apparatus, flexible substrate, and fabrication method of hybrid wiring board | |
TW428214B (en) | Semiconductor device, method making the same, and electronic device using the same | |
EP1041633A4 (en) | Semiconductor device, method of manufacture thereof, circuit board, and electronic device | |
GB2341277A (en) | An electronic component package with posts on the active surface | |
EP1067598A4 (en) | Method of packaging semiconductor device using anisotropic conductive adhesive | |
ATE167319T1 (en) | BASE FILM FOR CHIP CARD | |
EP0350588A3 (en) | Electronic package with improved heat sink | |
EP0840369A4 (en) | Electronic component and method of production thereof | |
EP0246893A3 (en) | Semiconductor device comprising an insulating wiring substrate and method of manufacturing it | |
KR920017223A (en) | Semiconductor device and manufacturing method | |
EP0381383A3 (en) | Semiconductor device having insulating substrate adhered to conductive substrate | |
CA2030826A1 (en) | Composite circuit board with thick embedded conductor and method of manufacturing the same | |
GB2341003A (en) | Integrated passive components and package with posts | |
JPS55158657A (en) | Electronic device | |
JPS575356A (en) | Hybrid integrated circuit device | |
KR920007093A (en) | Hybrid semiconductor device | |
FR2336024A2 (en) | Multilayer hybrid printed circuit - has semiconductor and passive components on stacked boards encapsulated in resin with heat sinks | |
JPS57164571A (en) | Semiconductro integrated circuit device | |
MY102308A (en) | Hybrid printed circuit structures | |
JPS5669850A (en) | Method for sealing semiconductor device | |
JPS6428830A (en) | Substrate for mounting semiconductor | |
JPS56146256A (en) | Hybrid ic device | |
ATE237848T1 (en) | ELECTRONIC DEVICE HAVING A CIRCUIT MOUNTED ON A SUPPORT AND METHOD OF PRODUCTION | |
JPS52114272A (en) | Electronic circuit device |