JPS55130208A - Adjusting method for op amplifier - Google Patents

Adjusting method for op amplifier

Info

Publication number
JPS55130208A
JPS55130208A JP3712879A JP3712879A JPS55130208A JP S55130208 A JPS55130208 A JP S55130208A JP 3712879 A JP3712879 A JP 3712879A JP 3712879 A JP3712879 A JP 3712879A JP S55130208 A JPS55130208 A JP S55130208A
Authority
JP
Japan
Prior art keywords
resistances
base current
amplifier
input
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3712879A
Other languages
Japanese (ja)
Inventor
Kenji Yamazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shibaura Mechatronics Corp
Original Assignee
Shibaura Engineering Works Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shibaura Engineering Works Co Ltd filed Critical Shibaura Engineering Works Co Ltd
Priority to JP3712879A priority Critical patent/JPS55130208A/en
Publication of JPS55130208A publication Critical patent/JPS55130208A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45Differential amplifiers
    • H03F3/45071Differential amplifiers with semiconductor devices only
    • H03F3/45479Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

PURPOSE:To secure the accurate adjustment for the zero balance by securing the erthing for each input terminal of the OP amplifier with its input first step consisting of the PNP transistor TR via the resistance, forming the outflow path of the base current of the PNPTR and then giving the control to the earth resistance value. CONSTITUTION:For the OP amplifier 2 with its input first step consisting of PNPTR8, 9, the base current is controlled by varying the value of resistances 10 and 11 which form the outflow path of the base current to transistors 8 and 9. And the balance is kept for the conduction amount between transistors 8 and 9, thus securing the extremely accurate control for the zero balance. In other words, the bias according to the values of resistances 10 and 11 is applied each in the course of outflow of the base current by controlling the values of resistances 10 and 11. As a result, the zero control is possible for the offset voltage or the like through a simple constitution in that input terminals 3 and 4 are earthed via resistances 10 and 11.
JP3712879A 1979-03-30 1979-03-30 Adjusting method for op amplifier Pending JPS55130208A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3712879A JPS55130208A (en) 1979-03-30 1979-03-30 Adjusting method for op amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3712879A JPS55130208A (en) 1979-03-30 1979-03-30 Adjusting method for op amplifier

Publications (1)

Publication Number Publication Date
JPS55130208A true JPS55130208A (en) 1980-10-08

Family

ID=12488963

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3712879A Pending JPS55130208A (en) 1979-03-30 1979-03-30 Adjusting method for op amplifier

Country Status (1)

Country Link
JP (1) JPS55130208A (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015533034A (en) * 2012-09-10 2015-11-16 クレーン エレクトロニクス、インコーポレーテッド Impedance compensation for operational amplifiers used in variable environments
US9419538B2 (en) 2011-02-24 2016-08-16 Crane Electronics, Inc. AC/DC power conversion system and method of manufacture of same
US9735566B1 (en) 2016-12-12 2017-08-15 Crane Electronics, Inc. Proactively operational over-voltage protection circuit
US9742183B1 (en) 2016-12-09 2017-08-22 Crane Electronics, Inc. Proactively operational over-voltage protection circuit
US9780635B1 (en) 2016-06-10 2017-10-03 Crane Electronics, Inc. Dynamic sharing average current mode control for active-reset and self-driven synchronous rectification for power converters
US9831768B2 (en) 2014-07-17 2017-11-28 Crane Electronics, Inc. Dynamic maneuvering configuration for multiple control modes in a unified servo system
US9979285B1 (en) 2017-10-17 2018-05-22 Crane Electronics, Inc. Radiation tolerant, analog latch peak current mode control for power converters
US10425080B1 (en) 2018-11-06 2019-09-24 Crane Electronics, Inc. Magnetic peak current mode control for radiation tolerant active driven synchronous power converters

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9419538B2 (en) 2011-02-24 2016-08-16 Crane Electronics, Inc. AC/DC power conversion system and method of manufacture of same
JP2015533034A (en) * 2012-09-10 2015-11-16 クレーン エレクトロニクス、インコーポレーテッド Impedance compensation for operational amplifiers used in variable environments
US9831768B2 (en) 2014-07-17 2017-11-28 Crane Electronics, Inc. Dynamic maneuvering configuration for multiple control modes in a unified servo system
US9780635B1 (en) 2016-06-10 2017-10-03 Crane Electronics, Inc. Dynamic sharing average current mode control for active-reset and self-driven synchronous rectification for power converters
US9742183B1 (en) 2016-12-09 2017-08-22 Crane Electronics, Inc. Proactively operational over-voltage protection circuit
US9735566B1 (en) 2016-12-12 2017-08-15 Crane Electronics, Inc. Proactively operational over-voltage protection circuit
US9979285B1 (en) 2017-10-17 2018-05-22 Crane Electronics, Inc. Radiation tolerant, analog latch peak current mode control for power converters
US10425080B1 (en) 2018-11-06 2019-09-24 Crane Electronics, Inc. Magnetic peak current mode control for radiation tolerant active driven synchronous power converters

Similar Documents

Publication Publication Date Title
US4833406A (en) Temperature compensated Hall-effect sensor apparatus
GB1359049A (en) Bridgetype condition sensing circuits
GB1457587A (en) Current source
JPS55130208A (en) Adjusting method for op amplifier
ATE146900T1 (en) BALANCE CIRCUIT
US3584232A (en) Precision logarithmic converter
GB1364233A (en) High performance solid state amplifier
JPS5728410A (en) Voltage controlled type variable gain circuit
US3902111A (en) Controller output circuit
EP0473370A1 (en) Gain control circuit
US3611115A (en) Three-point regulator comprising operational amplifiers with common input
KR900019348A (en) Electronic circuit
GB1142893A (en) Direct coupled differential transistor amplifier with improved offset voltage temperature coefficient and method of compensation
JPS5623048A (en) Control circuit for signal level
JPS56140800A (en) Control circuit of sound volume balance
JPS57166618A (en) Time division constant current outputting circuit
GB1417982A (en) Gain control circuits
JPS5761319A (en) Electronic variable resistor
JPS6423314A (en) 2-terminal constant current circuit
GB1209163A (en) Switching regulating apparatus
GB1124852A (en) D.c. transistor amplifiers
JPS57146325A (en) Constant current circuit
JPH0290307A (en) Programmable reference voltage generator
JPS5757091A (en) Correction device for linearity of horizontal deflection
JPS55121674A (en) Linear integrated circuit device